{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:40Z","timestamp":1772164060878,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T00:00:00Z","timestamp":1498003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,21]]},"DOI":"10.1145\/3078633.3081033","type":"proceedings-article","created":{"date-parts":[[2017,6,9]],"date-time":"2017-06-09T13:40:22Z","timestamp":1497015622000},"page":"71-80","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Integrating task scheduling and cache locking for multicore real-time embedded systems"],"prefix":"10.1145","author":[{"given":"Wenguang","family":"Zheng","sequence":"first","affiliation":[{"name":"Tianjin University of Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hui","family":"Wu","sequence":"additional","affiliation":[{"name":"UNSW, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chuanyao","family":"Nie","sequence":"additional","affiliation":[{"name":"UNSW, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,6,21]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Snu real-time benchmarks. http:\/\/archi.snu.ac.kr\/realtime\/ benchmark\/.  Snu real-time benchmarks. http:\/\/archi.snu.ac.kr\/realtime\/ benchmark\/."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_3_2_1_3_1","first-page":"276","volume-title":"Proceedings of the Eighth Euromicro Workshop on Real-Time Systems","author":"Busquets-Mataix J. V.","unstructured":"J. V. Busquets-Mataix , J. J. Serrano-Martin , R. Ors-Carot , P. Gil , and A. Wellings . Adding instruction cache effect to an exact schedulability analysis of preemptive real-time systems . In Proceedings of the Eighth Euromicro Workshop on Real-Time Systems , pages 271\u2013 276 . IEEE, 1996. J. V. Busquets-Mataix, J. J. Serrano-Martin, R. Ors-Carot, P. Gil, and A. Wellings. Adding instruction cache effect to an exact schedulability analysis of preemptive real-time systems. In Proceedings of the Eighth Euromicro Workshop on Real-Time Systems, pages 271\u2013276. IEEE, 1996."},{"key":"e_1_3_2_1_4_1","first-page":"276","volume-title":"Proceedings of the international symposium on applied informatics","author":"Campoy A. M.","year":"2001","unstructured":"A. M. Campoy , A. Ivars , and J. Busquets-Mataix . Using genetic algorithms in content selection for locking-caches . In Proceedings of the international symposium on applied informatics , pages 271\u2013 276 , 2001 . A. M. Campoy, A. Ivars, and J. Busquets-Mataix. Using genetic algorithms in content selection for locking-caches. In Proceedings of the international symposium on applied informatics, pages 271\u2013276, 2001."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.3182\/20020721-6-ES-1901.00974"},{"key":"e_1_3_2_1_6_1","volume-title":"Design Automation Conference (ASP-DAC), 2013","author":"Ding H.","year":"2013","unstructured":"H. Ding , Y. Liang , and T. Mitra . Shared cache aware task mapping for wcrt minimization . In Design Automation Conference (ASP-DAC), 2013 18th Asia and South Pacific, pages 735\u2013740. IEEE , 2013 . H. Ding, Y. Liang, and T. Mitra. Shared cache aware task mapping for wcrt minimization. In Design Automation Conference (ASP-DAC), 2013 18th Asia and South Pacific, pages 735\u2013740. IEEE, 2013."},{"key":"e_1_3_2_1_7_1","first-page":"6","volume-title":"Proceedings of the conference on Design, Automation & Test in Europe","author":"Ding H.","unstructured":"H. Ding , Y. Liang , and T. Mitra . Wcet-centric dynamic instruction cache locking . In Proceedings of the conference on Design, Automation & Test in Europe , pages 1\u2013 6 . IEEE, 2014. H. Ding, Y. Liang, and T. Mitra. Wcet-centric dynamic instruction cache locking. In Proceedings of the conference on Design, Automation & Test in Europe, pages 1\u20136. IEEE, 2014."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289853"},{"key":"e_1_3_2_1_9_1","first-page":"146","volume-title":"the 10th International Workshop on Worst-Case Execution Time Analysis (WCET\u201910)","author":"Gustafsson J.","year":"2010","unstructured":"J. Gustafsson , A. Betts , A. Ermedahl , and B. Lisper . The m\u00e4lardalen wcet benchmarks: Past, present and future . In the 10th International Workshop on Worst-Case Execution Time Analysis (WCET\u201910) , pages 136\u2013 146 , 2010 . J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper. The m\u00e4lardalen wcet benchmarks: Past, present and future. In the 10th International Workshop on Worst-Case Execution Time Analysis (WCET\u201910), pages 136\u2013146, 2010."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2038642.2038693"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1321774.1321802"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-012-9160-2"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2009.11"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2010.65"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-011-9139-4"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259023"},{"key":"e_1_3_2_1_17_1","volume-title":"Proceedings of the 14th International Conference on Real-Time and Network Systems","author":"Puaut I.","year":"2006","unstructured":"I. Puaut and A. Arnaud . Dynamic instruction cache locking in hard real-time systems . In Proceedings of the 14th International Conference on Real-Time and Network Systems , 2006 . I. Puaut and A. Arnaud. Dynamic instruction cache locking in hard real-time systems. In Proceedings of the 14th International Conference on Real-Time and Network Systems, 2006."},{"key":"e_1_3_2_1_18_1","first-page":"123","volume-title":"Proceedings of the 23rd IEEE Real-Time Systems Symposium","author":"Puaut I.","unstructured":"I. Puaut and D. Decotigny . Low-complexity algorithms for static cache locking in multitasking hard real-time systems . In Proceedings of the 23rd IEEE Real-Time Systems Symposium , pages 114\u2013 123 . IEEE, 2002. I. Puaut and D. Decotigny. Low-complexity algorithms for static cache locking in multitasking hard real-time systems. In Proceedings of the 23rd IEEE Real-Time Systems Symposium, pages 114\u2013123. IEEE, 2002."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-92990-1_20"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391545"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176809"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/885651.781062"},{"key":"e_1_3_2_1_23_1","volume-title":"Design Automation Conference (ASP-DAC), 2013","author":"Wan Q.","year":"2013","unstructured":"Q. Wan , H. Wu , and J. Xue . Scratchpad memory aware task scheduling with minimum number of preemptions on a single processor . In Design Automation Conference (ASP-DAC), 2013 18th Asia and South Pacific, pages 741\u2013 748, Jan 2013 .. Q. Wan, H. Wu, and J. Xue. Scratchpad memory aware task scheduling with minimum number of preemptions on a single processor. In Design Automation Conference (ASP-DAC), 2013 18th Asia and South Pacific, pages 741\u2013748, Jan 2013.."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597809.2597820"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2670529.2754965"}],"event":{"name":"LCTES '17: SIGPLAN\/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems 2017","location":"Barcelona Spain","acronym":"LCTES '17","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 18th ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3078633.3081033","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3078633.3081033","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:30:31Z","timestamp":1750203031000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3078633.3081033"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,21]]},"references-count":25,"alternative-id":["10.1145\/3078633.3081033","10.1145\/3078633"],"URL":"https:\/\/doi.org\/10.1145\/3078633.3081033","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/3140582.3081033","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2017,6,21]]},"assertion":[{"value":"2017-06-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}