{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:08:18Z","timestamp":1750306098968,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,12]],"date-time":"2017-06-12T00:00:00Z","timestamp":1497225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003958","name":"Stichting voor de Technische Wetenschappen","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003958","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,12]]},"DOI":"10.1145\/3078659.3078665","type":"proceedings-article","created":{"date-parts":[[2017,5,17]],"date-time":"2017-05-17T17:55:06Z","timestamp":1495043706000},"page":"41-50","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Hybrid Latency Minimization Approach using Model Checking and Dataflow Analysis"],"prefix":"10.1145","author":[{"given":"Guus","family":"Kuiper","sequence":"first","affiliation":[{"name":"University of Twente, Enschede, The Netherlands"}]},{"given":"Philip S.","family":"Kurtin","sequence":"additional","affiliation":[{"name":"University of Twente, Enschede, The Netherlands"}]},{"given":"Marco J.G.","family":"Bekooij","sequence":"additional","affiliation":[{"name":"NXP Semiconductors, Eindhoven, The Netherlands and University of Twente, Enschede, The Netherlands"}]}],"member":"320","published-online":{"date-parts":[[2017,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"60","volume-title":"Int'l Conf. on Formal Modeling and Analysis of Timed Systems","author":"Amnell T.","year":"2003","unstructured":"T. Amnell , E. Fersman , L. Mokrushin , P. Pettersson , and W. Yi . TIMES: a tool for schedulability analysis and code generation of real-time systems . In Int'l Conf. on Formal Modeling and Analysis of Timed Systems , pages 60 -- 72 . Springer , 2003 . T. Amnell, E. Fersman, L. Mokrushin, P. Pettersson, and W. Yi. TIMES: a tool for schedulability analysis and code generation of real-time systems. In Int'l Conf. on Formal Modeling and Analysis of Timed Systems, pages 60--72. Springer, 2003."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jlap.2008.05.002"},{"key":"e_1_3_2_1_3_1","volume-title":"Model-based framework for schedulability analysis using UPPAAL 4.1. Model-based design for embedded systems, 1(1):93--119","author":"David A.","year":"2009","unstructured":"A. David , J. Illum , K. G. Larsen , and A. Skou . Model-based framework for schedulability analysis using UPPAAL 4.1. Model-based design for embedded systems, 1(1):93--119 , 2009 . A. David, J. Illum, K. G. Larsen, and A. Skou. Model-based framework for schedulability analysis using UPPAAL 4.1. Model-based design for embedded systems, 1(1):93--119, 2009."},{"key":"e_1_3_2_1_4_1","first-page":"35","volume-title":"Int'l Conf. on Formal Methods and Models for Codesign (MEMOCODE)","author":"de Groote R.","year":"2013","unstructured":"R. de Groote , P. K. F. H\u00f6lzenspies , J. Kuper , and H. Broersma . Back to basics: Homogeneous representations of multi-rate synchronous dataflow graphs . In Int'l Conf. on Formal Methods and Models for Codesign (MEMOCODE) , pages 35 -- 46 . IEEE , 2013 . R. de Groote, P. K. F. H\u00f6lzenspies, J. Kuper, and H. Broersma. Back to basics: Homogeneous representations of multi-rate synchronous dataflow graphs. In Int'l Conf. on Formal Methods and Models for Codesign (MEMOCODE), pages 35--46. IEEE, 2013."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450058.1450084"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.tcs.2005.11.019"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/871910.871923"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2968478.2968489"},{"key":"e_1_3_2_1_9_1","first-page":"8","volume-title":"Proc. Parallel & Distributed Processing Symp.","author":"Hendriks M.","unstructured":"M. Hendriks and M. Verhoef . Timed automata based analysis of embedded system architectures . In Proc. Parallel & Distributed Processing Symp. , pages 8 --pp. IEEE, 2006. M. Hendriks and M. Verhoef. Timed automata based analysis of embedded system architectures. In Proc. Parallel & Distributed Processing Symp., pages 8--pp. IEEE, 2006."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045088"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450058.1450083"},{"key":"e_1_3_2_1_12_1","first-page":"236","volume-title":"Decidable and undecidable problems in schedulability analysis using timed automata","author":"Kr\u010d\u00e1l P.","year":"2004","unstructured":"P. Kr\u010d\u00e1l and W. Yi . Decidable and undecidable problems in schedulability analysis using timed automata . pages 236 -- 250 . Springer , 2004 . P. Kr\u010d\u00e1l and W. Yi. Decidable and undecidable problems in schedulability analysis using timed automata. pages 236--250. Springer, 2004."},{"key":"e_1_3_2_1_13_1","volume-title":"Latency analysis of homogeneous synchronous dataflow graphs using timed automata. In to appear in Design, Automation and Test in Europe (DATE)","author":"Kuiper G.","year":"2017","unstructured":"G. Kuiper and M. J. G. Bekooij . Latency analysis of homogeneous synchronous dataflow graphs using timed automata. In to appear in Design, Automation and Test in Europe (DATE) . IEEE , 2017 . G. Kuiper and M. J. G. Bekooij. Latency analysis of homogeneous synchronous dataflow graphs using timed automata. In to appear in Design, Automation and Test in Europe (DATE). IEEE, 2017."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2906363.2906375"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461325"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2009.32"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1007\/978-3-642-16561-0_21","volume-title":"Int'l Symp. on Leveraging Applications of Formal Methods, Verification and Validation","author":"Miku\u010dionis M.","year":"2010","unstructured":"M. Miku\u010dionis , K. G. Larsen , J. I. Rasmussen , B. Nielsen , A. Skou , S. U. Palm , J. S. Pedersen , and P. Hougaard . Schedulability analysis using uppaal: Herschel-planck case study . In Int'l Symp. on Leveraging Applications of Formal Methods, Verification and Validation , pages 175 -- 190 . Springer , 2010 . M. Miku\u010dionis, K. G. Larsen, J. I. Rasmussen, B. Nielsen, A. Skou, S. U. Palm, J. S. Pedersen, and P. Hougaard. Schedulability analysis using uppaal: Herschel-planck case study. In Int'l Symp. on Leveraging Applications of Formal Methods, Verification and Validation, pages 175--190. Springer, 2010."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289927.1289959"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/321479.321485"},{"key":"e_1_3_2_1_20_1","first-page":"416","volume-title":"ACM Int'l Conf. on Embedded Software (EMSOFT)","author":"Thiele L.","year":"2001","unstructured":"L. Thiele , S. Chakraborty , M. Gries , A. Maxiaguine , and J. Greutert . Embedded software in network processors-models and algorithms . In ACM Int'l Conf. on Embedded Software (EMSOFT) , pages 416 -- 434 . Springer , 2001 . L. Thiele, S. Chakraborty, M. Gries, A. Maxiaguine, and J. Greutert. Embedded software in network processors-models and algorithms. In ACM Int'l Conf. on Embedded Software (EMSOFT), pages 416--434. Springer, 2001."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629335.1629353"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2015.14"}],"event":{"name":"SCOPES '17: 20th International Workshop on Software and Compilers for Embedded Systems","sponsor":["EDAA European Design Automation Association","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Sankt Goar Germany","acronym":"SCOPES '17"},"container-title":["Proceedings of the 20th International Workshop on Software and Compilers for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3078659.3078665","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3078659.3078665","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:31Z","timestamp":1750217431000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3078659.3078665"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,12]]},"references-count":22,"alternative-id":["10.1145\/3078659.3078665","10.1145\/3078659"],"URL":"https:\/\/doi.org\/10.1145\/3078659.3078665","relation":{},"subject":[],"published":{"date-parts":[[2017,6,12]]},"assertion":[{"value":"2017-06-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}