{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T04:30:38Z","timestamp":1767846638776,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,14]],"date-time":"2017-06-14T00:00:00Z","timestamp":1497398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,14]]},"DOI":"10.1145\/3079079.3079100","type":"proceedings-article","created":{"date-parts":[[2017,5,31]],"date-time":"2017-05-31T19:31:40Z","timestamp":1496259100000},"page":"1-11","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":38,"title":["Demystifying automata processing"],"prefix":"10.1145","author":[{"given":"Marziyeh","family":"Nourian","sequence":"first","affiliation":[{"name":"University of Missouri and North Carolina State University"}]},{"given":"Xiang","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Missouri"}]},{"given":"Xiaodong","family":"Yu","sequence":"additional","affiliation":[{"name":"Virginia Tech"}]},{"given":"Wu-chun","family":"Feng","sequence":"additional","affiliation":[{"name":"Virginia Tech"}]},{"given":"Michela","family":"Becchi","sequence":"additional","affiliation":[{"name":"University of Missouri and North Carolina State University"}]}],"member":"320","published-online":{"date-parts":[[2017,6,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1159913.1159952"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1323548.1323574"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1185347.1185359"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1323548.1323573"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1364654.1364656"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1544012.1544037"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1402958.1402983"},{"key":"e_1_3_2_1_8_1","volume-title":"An overlay automata approach to regular expression matching,\" in Proc. of INFOCOM","author":"Liu A. X.","year":"2014","unstructured":"A. X. Liu , and E. Torng , \" An overlay automata approach to regular expression matching,\" in Proc. of INFOCOM 2014 . A. X. Liu, and E. Torng, \"An overlay automata approach to regular expression matching,\" in Proc. of INFOCOM 2014."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2014.2358840"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1880153.1880157"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145816.2145833"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2482767.2482791"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2001.22"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1477942.1477950"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1477942.1477948"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1323548.1323571"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.7"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.49"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830809"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1882486.1882495"},{"issue":"99","key":"e_1_3_2_1_21_1","first-page":"1","article-title":"An Efficient and Scalable Semiconductor Architecture for Parallel Automata Processing","author":"Dlugosch P.","year":"2014","unstructured":"P. Dlugosch , D. Brown , P. Glendenning , M. Leventhal , and H. Noyes , \" An Efficient and Scalable Semiconductor Architecture for Parallel Automata Processing ,\" TPDS , vol. PP, no. 99 , pp. 1 -- 1 , 2014 . P. Dlugosch, D. Brown, P. Glendenning, M. Leventhal, and H. Noyes, \"An Efficient and Scalable Semiconductor Architecture for Parallel Automata Processing,\" TPDS, vol. PP, no. 99, pp. 1--1, 2014.","journal-title":"TPDS"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.51"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2015.101"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/BigData.2015.7363776"},{"key":"e_1_3_2_1_25_1","volume-title":"High Performance Pattern Matching Using the Automata Processor,\" in Proc. of IPDPS","author":"Roy I.","year":"2016","unstructured":"I. Roy , A. Srivastava , M. Nourian , M. Becchi , and S. Aluru , \" High Performance Pattern Matching Using the Automata Processor,\" in Proc. of IPDPS 2016 . I. Roy, A. Srivastava, M. Nourian, M. Becchi, and S. Aluru, \"High Performance Pattern Matching Using the Automata Processor,\" in Proc. of IPDPS 2016."},{"key":"e_1_3_2_1_26_1","volume-title":"Algorithmic Techniques for Solving Graph Problems on the Automata Processor,\" in Proc of IPDPS","author":"Roy I.","year":"2016","unstructured":"I. Roy , N. Jammula , and S. Aluru , \" Algorithmic Techniques for Solving Graph Problems on the Automata Processor,\" in Proc of IPDPS 2016 . I. Roy, N. Jammula, and S. Aluru, \"Algorithmic Techniques for Solving Graph Problems on the Automata Processor,\" in Proc of IPDPS 2016."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2903150.2903172"},{"key":"e_1_3_2_1_28_1","volume-title":"Reading","author":"Hopcroft J. E.","year":"1979","unstructured":"J. E. Hopcroft , and J. Ullman , Introduction to automata theory, languages, and computation: Addison-Wesley , Reading , Massachusetts , 1979 . J. E. Hopcroft, and J. Ullman, Introduction to automata theory, languages, and computation: Addison-Wesley, Reading, Massachusetts, 1979."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1185347.1185360"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872393"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1137\/S1064827595287997"},{"key":"e_1_3_2_1_32_1","volume-title":"ANMLzoo: a benchmark suite for exploring bottlenecks in automata processing engines and architectures,\" in Proc. of IISWC","author":"Wadden J.","year":"2016","unstructured":"J. Wadden , V. Dang , N. Brunelle , T. Tracy II, D. Guo , E. Sadredini , K. Wang , C. Bo , G. Robins , and M. Stan , \" ANMLzoo: a benchmark suite for exploring bottlenecks in automata processing engines and architectures,\" in Proc. of IISWC 2016 . J. Wadden, V. Dang, N. Brunelle, T. Tracy II, D. Guo, E. Sadredini, K. Wang, C. Bo, G. Robins, and M. Stan, \"ANMLzoo: a benchmark suite for exploring bottlenecks in automata processing engines and architectures,\" in Proc. of IISWC 2016."},{"key":"e_1_3_2_1_33_1","volume-title":"Parallel Gene Upstream Comparison via Multi-Level Hash Tables on GPU,\" in Proc. of ICPADS","author":"Todd A.","year":"2016","unstructured":"A. Todd , H. Truong , J. Deters , J. Long , G. Conant , and M. Becchi , \" Parallel Gene Upstream Comparison via Multi-Level Hash Tables on GPU,\" in Proc. of ICPADS 2016 . A. Todd, H. Truong, J. Deters, J. Long, G. Conant, and M. Becchi, \"Parallel Gene Upstream Comparison via Multi-Level Hash Tables on GPU,\" in Proc. of ICPADS 2016."},{"key":"e_1_3_2_1_34_1","volume-title":"A workload for evaluating deep packet inspection architectures,\" in Proc of IISWC","author":"Becchi M.","year":"2008","unstructured":"M. Becchi , M. Franklin , and P. Crowley , \" A workload for evaluating deep packet inspection architectures,\" in Proc of IISWC 2008 . M. Becchi, M. Franklin, and P. Crowley, \"A workload for evaluating deep packet inspection architectures,\" in Proc of IISWC 2008."}],"event":{"name":"ICS '17: 2017 International Conference on Supercomputing","location":"Chicago Illinois","acronym":"ICS '17","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3079079.3079100","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3079079.3079100","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:25Z","timestamp":1750215805000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3079079.3079100"}},"subtitle":["GPUs, FPGAs or Micron's AP?"],"short-title":[],"issued":{"date-parts":[[2017,6,14]]},"references-count":34,"alternative-id":["10.1145\/3079079.3079100","10.1145\/3079079"],"URL":"https:\/\/doi.org\/10.1145\/3079079.3079100","relation":{},"subject":[],"published":{"date-parts":[[2017,6,14]]},"assertion":[{"value":"2017-06-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}