{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:45:08Z","timestamp":1773193508680,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T00:00:00Z","timestamp":1498262400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004359","name":"Vetenskapsr\u00e5det","doi-asserted-by":"publisher","award":["621-2012-5332"],"award-info":[{"award-number":["621-2012-5332"]}],"id":[{"id":"10.13039\/501100004359","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003329","name":"Ministerio de Econom\u00eda y Competitividad","doi-asserted-by":"publisher","award":["TIN2015-66972-C5-3-R"],"award-info":[{"award-number":["TIN2015-66972-C5-3-R"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,24]]},"DOI":"10.1145\/3079856.3080220","type":"proceedings-article","created":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T15:40:01Z","timestamp":1497541201000},"page":"187-200","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Non-Speculative Load-Load Reordering in TSO"],"prefix":"10.1145","author":[{"given":"Alberto","family":"Ros","sequence":"first","affiliation":[{"name":"Department of Computer Engineering, University of Murcia, Spain"}]},{"given":"Trevor E.","family":"Carlson","sequence":"additional","affiliation":[{"name":"Department of Information Technology, Uppsala University, Sweden"}]},{"given":"Mehdi","family":"Alipour","sequence":"additional","affiliation":[{"name":"Department of Information Technology, Uppsala University, Sweden"}]},{"given":"Stefanos","family":"Kaxiras","sequence":"additional","affiliation":[{"name":"Department of Information Technology, Uppsala University, Sweden"}]}],"member":"320","published-online":{"date-parts":[[2017,6,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522306"},{"key":"e_1_3_2_1_2_1","volume-title":"Jha","author":"Agarwal Niket","year":"2009","unstructured":"Niket Agarwal, Tushar Krishna, Li-Shiuan Peh, and Niraj K. Jha. 2009. GARNET: A detailed on-chip network model inside a full-system simulator. In IEEE Int'l Symp. on Performance Analysis of Systems and Software (ISPASS). 33--42."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","unstructured":"Mehdi Alipour Trevor E. Carlson and Stefanos Kaxiras. 2017. Exploring the performance limits of out-of-order commit. In Int'l Conf. on Computing Frontiers (CF). 10.1145\/3075564.3075581","DOI":"10.1145\/3075564.3075581"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872414"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/1153925.1154589"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555785"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006709"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629677"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","unstructured":"Luis Ceze James Tuck Pablo Montesinos and Josep Torrellas. 2007. BulkSC: Bulk enforcement of sequential consistency. In 34th Int'l Symp. on Computer Architecture (ISCA). 278--289. 10.1145\/1250662.1250697","DOI":"10.1145\/1250662.1250697"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.34"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10008"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1044823.1044825"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Yuelu Duan David Koufaty and Josep Torrellas. 2016. SCsafe: Logging sequential consistency violations continuously and precisely. In Int'l Symp. on High-Performance Computer Architecture (HPCA). 249--260.","DOI":"10.1109\/HPCA.2016.7446069"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.8"},{"key":"e_1_3_2_1_16_1","volume-title":"20th Int'l Symp. on High-Performance Computer Architecture (HPCA). 165--176.","author":"Elver Marco","unstructured":"Marco Elver and Vijay Nagarajan. 2014. TSO-CC: Consistency directed cache coherence for TSO. In 20th Int'l Symp. on High-Performance Computer Architecture (HPCA). 165--176."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-017-2026-6"},{"key":"e_1_3_2_1_18_1","volume-title":"In Proceedings of the 1991 International Conference on Parallel Processing. 355--364","author":"Gharachorloo Kourosh","year":"1991","unstructured":"Kourosh Gharachorloo, Anoop Gupta, and John Hennessy. 1991. Two Techniques to Enhance the Performance of Memory Consistency Models. In In Proceedings of the 1991 International Conference on Parallel Processing. 355--364."},{"key":"e_1_3_2_1_19_1","volume-title":"Lipasti","author":"Gope Dibakar","year":"2014","unstructured":"Dibakar Gope and Mikko H. Lipasti. 2014. Atomic SC for simple in-order processors. In 20thInt'l Symp. on High-Performance Computer Architecture (HPCA). 404--415."},{"issue":"12","key":"e_1_3_2_1_20_1","first-page":"249","article-title":"Digital leads the pack with 21164","volume":"8","author":"Gwennap Linley","year":"1994","unstructured":"Linley Gwennap. 1994. Digital leads the pack with 21164. In Microprocessor Report, 8(12). 249--260.","journal-title":"Microprocessor Report"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","unstructured":"Tae Jun Ham Juan L. Arag\u00f3n and Margaret Martonosi. 2015. DeSC: Decoupled supply-compute communication management for heterogeneous architectures. In 48th IEEE\/ACM Int'l Symp. on Microarchitecture (MICRO). 191--203. 10.1145\/2830772.2830800","DOI":"10.1145\/2830772.2830800"},{"key":"e_1_3_2_1_22_1","volume-title":"BOLT: Energy-efficient out-of-order latency-tolerant execution. In 16th Int'l Symp. on High-Performance Computer Architecture (HPCA). 1--12.","author":"Hilton A.","year":"2010","unstructured":"A. Hilton and A. Roth. 2010. BOLT: Energy-efficient out-of-order latency-tolerant execution. In 16th Int'l Symp. on High-Performance Computer Architecture (HPCA). 1--12."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223995"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151006"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.95"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774863"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956555"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/258492.258512"},{"key":"e_1_3_2_1_30_1","volume-title":"Racer: TSO consistency via race detection. In 49th IEEE\/ACM Int'l Symp. on Microarchitecture (MICRO). 1--13.","author":"Ros Alberto","year":"2016","unstructured":"Alberto Ros and Stefanos Kaxiras. 2016. Racer: TSO consistency via race detection. In 49th IEEE\/ACM Int'l Symp. on Microarchitecture (MICRO). 1--13."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.48"},{"key":"e_1_3_2_1_32_1","volume-title":"Splash-3: A properly synchronized benchmark suite for contemporary research","author":"Sakalis Christos","unstructured":"Christos Sakalis, Carl Leonardsson, Stefanos Kaxiras, and Alberto Ros. 2016. Splash-3: A properly synchronized benchmark suite for contemporary research. In IEEE Int'l Symp. on Performance Analysis of Systems and Software (ISPASS). 101--111."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785443"},{"key":"e_1_3_2_1_34_1","unstructured":"Ashok Singhal David Broniarczyk Fred Ceraukis Jeff Price Leo Yuan Chris Cheng Drew Doblar Steve Fosth Nalini Agarwal Kenneth Harvey and others. 1996. Gigaplane (TM): A high performance bus for large SMPs. In Hot Interconnects IV. 41--52."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/2028905"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","unstructured":"SPARC International Inc. 1992. The SPARC Architecture Manual: Version 8. Prentice-Hall Inc. Upper Saddle River NJ USA.","DOI":"10.5555\/121026"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.78"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"crossref","unstructured":"Rafael Ubal Julio Sahuquillo Salvador Petit Pedro L\u00f3pez and Jos\u00e9 Duato. 2008. The impact of out-of-order commit in coarse-grain fine-grain and simultaneous multithreaded architectures. In Int'l Parallel and Distributed Processing Symp. (IPDPS). 1--11.","DOI":"10.1109\/IPDPS.2008.4536284"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014902"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967942"}],"event":{"name":"ISCA '17: The 44th Annual International Symposium on Computer Architecture","location":"Toronto ON Canada","acronym":"ISCA '17","sponsor":["IEEE IEEE Computer Society Technical Committee on Design Automation","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 44th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3079856.3080220","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3079856.3080220","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:37:15Z","timestamp":1750203435000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3079856.3080220"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,24]]},"references-count":40,"alternative-id":["10.1145\/3079856.3080220","10.1145\/3079856"],"URL":"https:\/\/doi.org\/10.1145\/3079856.3080220","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/3140659.3080220","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2017,6,24]]},"assertion":[{"value":"2017-06-24","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}