{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:40Z","timestamp":1772164060932,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":49,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T00:00:00Z","timestamp":1498262400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,24]]},"DOI":"10.1145\/3079856.3080240","type":"proceedings-article","created":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T15:40:01Z","timestamp":1497541201000},"page":"175-186","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":44,"title":["Hiding the Long Latency of Persist Barriers Using Speculative Execution"],"prefix":"10.1145","author":[{"given":"Seunghee","family":"Shin","sequence":"first","affiliation":[{"name":"Dept. of Electrical and Computer Engineering, North Carolina State University, NC, USA"}]},{"given":"James","family":"Tuck","sequence":"additional","affiliation":[{"name":"Dept. of Electrical and Computer Engineering, North Carolina State University, NC, USA"}]},{"given":"Yan","family":"Solihin","sequence":"additional","affiliation":[{"name":"Dept. of Electrical and Computer Engineering, North Carolina State University, NC, USA"}]}],"member":"320","published-online":{"date-parts":[[2017,6,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.41"},{"key":"e_1_3_2_1_3_1","volume-title":"ARMv8-A architecture evolution. (January","author":"ARM.","year":"2016","unstructured":"ARM. 2016. ARMv8-A architecture evolution. (January 2016). https:\/\/community.arm.com\/groups\/processors\/blog\/2016\/01\/05\/armv8-a-architecture-evolution."},{"key":"e_1_3_2_1_4_1","volume-title":"Persistent Memory Programming. (August","author":"Library NVM","year":"2016","unstructured":"NVM Library Team at Intel. 2016. Persistent Memory Programming. (August 2016). http:\/\/pmem.io."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926284"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872377"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555785"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1138035.1138038"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250697"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.363382"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_2_1_13_1","unstructured":"Intel Corp. 2016. Intel 64 and IA-32 Architectures Developer's Manual: Vol. 3A. Intel."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.46"},{"key":"e_1_3_2_1_15_1","volume-title":"In Proceedings of the 1991 International Conference on Parallel Processing. 355--364","author":"Gharachorloo Kourosh","year":"1991","unstructured":"Kourosh Gharachorloo, Anoop Gupta, and John Hennessy. 1991. Two Techniques to Enhance the Performance of Memory Consistency Models. In In Proceedings of the 1991 International Conference on Parallel Processing. 355--364."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/645989.674317"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300993"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024395"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_20_1","volume-title":"Deprecate PCommit Instruction. (September","year":"2016","unstructured":"Intel. 2016. Deprecate PCommit Instruction. (September 2016). https:\/\/software.intel.com\/en-us\/blogs\/2016\/09\/12\/deprecate-pcommit-instruction."},{"key":"e_1_3_2_1_21_1","volume-title":"Intel and Micron Produce Breakthrough Memory Technology. (Jul","author":"Micron Intel","year":"2015","unstructured":"Intel and Micron. 2015. Intel and Micron Produce Breakthrough Memory Technology. (Jul. 2015). https:\/\/newsroom.intel.com\/news-releases\/intel-and-micron-produce-breakthrough-memory-technology."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830805"},{"key":"e_1_3_2_1_23_1","volume-title":"IEEE International Solid-State Circuits Conference. Digest of Technical Papers.","author":"Kawahara T.","unstructured":"T. Kawahara, R. Takemura, K. Miura, J. Hayakawa, S. Ikeda, Y. Lee, R. Sasaki, Y. Goto, K. Ito, T. Meguro, F. Matsukura, H. Takahashi, H. Matsuoka, and H. Ohno. 2007. 2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read. In IEEE International Solid-State Circuits Conference. Digest of Technical Papers."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.9"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872381"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024163"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974684"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605400"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/128765.128770"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2524211.2524216"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822823"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237142"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665712"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600713"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564036"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/258492.258512"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830802"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024407"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.5555\/822079.822712"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339650"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"e_1_3_2_1_46_1","volume-title":"An Evaluation Approach. In IEEE International Conference on Networking, Architecture and Storage (NAS'15)","author":"Wang Chundong","year":"2015","unstructured":"Chundong Wang, Qingsong Wei, Jun Yang, Cheng Chen, and Mingdi Xue. 2015. How to Be Consistent with Persistent Memory? An Evaluation Approach. In IEEE International Conference on Networking, Architecture and Storage (NAS'15)."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250696"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.5555\/2750482.2750495"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540744"}],"event":{"name":"ISCA '17: The 44th Annual International Symposium on Computer Architecture","location":"Toronto ON Canada","acronym":"ISCA '17","sponsor":["IEEE IEEE Computer Society Technical Committee on Design Automation","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 44th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3079856.3080240","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3079856.3080240","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:37:15Z","timestamp":1750203435000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3079856.3080240"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,24]]},"references-count":49,"alternative-id":["10.1145\/3079856.3080240","10.1145\/3079856"],"URL":"https:\/\/doi.org\/10.1145\/3079856.3080240","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/3140659.3080240","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2017,6,24]]},"assertion":[{"value":"2017-06-24","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}