{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:43:43Z","timestamp":1781883823208,"version":"3.54.5"},"reference-count":144,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T00:00:00Z","timestamp":1497312000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["1212962"],"award-info":[{"award-number":["1212962"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["1320531"],"award-info":[{"award-number":["1320531"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"DOE"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["Proc. ACM Meas. Anal. Comput. Syst."],"published-print":{"date-parts":[[2017,6,13]]},"abstract":"<jats:p>The energy consumption of DRAM is a critical concern in modern computing systems. Improvements in manufacturing process technology have allowed DRAM vendors to lower the DRAM supply voltage conservatively, which reduces some of the DRAM energy consumption. We would like to reduce the DRAM supply voltage more aggressively, to further reduce energy. Aggressive supply voltage reduction requires a thorough understanding of the effect voltage scaling has on DRAM access latency and DRAM reliability.<\/jats:p>\n          <jats:p>In this paper, we take a comprehensive approach to understanding and exploiting the latency and reliability characteristics of modern DRAM when the supply voltage is lowered below the nominal voltage level specified by DRAM standards. Using an FPGA-based testing platform, we perform an experimental study of 124 real DDR3L (low-voltage) DRAM chips manufactured recently by three major DRAM vendors. We find that reducing the supply voltage below a certain point introduces bit errors in the data, and we comprehensively characterize the behavior of these errors. We discover that these errors can be avoided by increasing the latency of three major DRAM operations (activation, restoration, and precharge). We perform detailed DRAM circuit simulations to validate and explain our experimental findings. We also characterize the various relationships between reduced supply voltage and error locations, stored data patterns, DRAM temperature, and data retention.<\/jats:p>\n          <jats:p>Based on our observations, we propose a new DRAM energy reduction mechanism, called Voltron. The key idea of Voltron is to use a performance model to determine by how much we can reduce the supply voltage without introducing errors and without exceeding a user-specified threshold for performance loss. Our evaluations show that Voltron reduces the average DRAM and system energy consumption by 10.5% and 7.3%, respectively, while limiting the average system performance loss to only 1.8%, for a variety of memory-intensive quad-core workloads. We also show that Voltron significantly outperforms prior dynamic voltage and frequency scaling mechanisms for DRAM.<\/jats:p>","DOI":"10.1145\/3084447","type":"journal-article","created":{"date-parts":[[2018,3,23]],"date-time":"2018-03-23T18:28:08Z","timestamp":1521829688000},"page":"1-42","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":52,"title":["Understanding Reduced-Voltage Operation in Modern DRAM Devices"],"prefix":"10.1145","volume":"1","author":[{"given":"Kevin K.","family":"Chang","sequence":"first","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A. Giray","family":"Ya\u011fl\u0131k\u00e7\u0131","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saugata","family":"Ghose","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aditya","family":"Agrawal","sequence":"additional","affiliation":[{"name":"NVIDIA, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Niladrish","family":"Chatterjee","sequence":"additional","affiliation":[{"name":"NVIDIA, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Abhijith","family":"Kashyap","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Donghyuk","family":"Lee","sequence":"additional","affiliation":[{"name":"NVIDIA, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mike","family":"O'Connor","sequence":"additional","affiliation":[{"name":"NVIDIA and The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hasan","family":"Hassan","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Zurich and Carnegie Mellon University, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2017,6,13]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"\"Predictive Technology Model \" 2007.  \"Predictive Technology Model \" 2007."},{"key":"e_1_2_1_2_1","unstructured":"\"Ramulator \" https:\/\/github.com\/Carnegie Mellon University-SAFARI\/ramulator 2015.  \"Ramulator \" https:\/\/github.com\/Carnegie Mellon University-SAFARI\/ramulator 2015."},{"key":"e_1_2_1_3_1","unstructured":"\"DRAM Voltage Study \" https:\/\/github.com\/Carnegie Mellon University-SAFARI\/DRAM-Voltage-Study 2017.  \"DRAM Voltage Study \" https:\/\/github.com\/Carnegie Mellon University-SAFARI\/DRAM-Voltage-Study 2017."},{"key":"e_1_2_1_4_1","unstructured":"Advanced Micro Devices Inc. \"AMD Opteron 4300 Series Processors \" http:\/\/www.amd.com\/en-us\/products\/server\/4000\/4300.  Advanced Micro Devices Inc. \"AMD Opteron 4300 Series Processors \" http:\/\/www.amd.com\/en-us\/products\/server\/4000\/4300."},{"key":"e_1_2_1_5_1","unstructured":"Advanced Micro Devices Inc. \"BKDG for AMD Family 16h Models 00h-0Fh Processors \" Oct. 2013.  Advanced Micro Devices Inc. \"BKDG for AMD Family 16h Models 00h-0Fh Processors \" Oct. 2013."},{"key":"e_1_2_1_6_1","volume-title":"Power-Efficient DRAM Speculation,\" in HPCA","author":"Aggarwal N.","year":"2008"},{"key":"e_1_2_1_7_1","volume-title":"Mosaic: Exploiting the Spatial Locality of Process Variation to Reduce Refresh Energy in On-Chip eDRAM Modules,\" in HPCA","author":"Agrawal A.","year":"2014"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.207"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000118"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840930"},{"key":"e_1_2_1_11_1","unstructured":"ARM Ltd. \"Cortex-A9 Processor \" https:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a9.php.  ARM Ltd. \"Cortex-A9 Processor \" https:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a9.php."},{"key":"e_1_2_1_12_1","doi-asserted-by":"crossref","DOI":"10.1002\/9780470891179","volume-title":"CMOS Circuit Design, Layout, and Simulation.\\hskip 1em plus 0.5em minus 0.4em\\relax Wiley-IEEE Press","author":"Baker R. J.","year":"2010"},{"key":"e_1_2_1_13_1","volume-title":"Memory: Are Challenges Ahead?","author":"Bauer H.","year":"2016"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.10"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750408"},{"key":"e_1_2_1_16_1","volume-title":"Delay-Hiding Energy Management Mechanisms for DRAM,\" in HPCA","author":"Bi M.","year":"2010"},{"key":"e_1_2_1_17_1","volume-title":"Exploiting Expendable Process-Margins in DRAMs for Run-Time Performance Optimization,\" in DATE","author":"Chandrasekar K.","year":"2014"},{"key":"e_1_2_1_18_1","unstructured":"K. Chandrasekar C. Weis Y. Li S. Goossens M. Jung O. Naji B. Akesson N. Wehn and K. Goossens \"DRAMPower: Open-Source DRAM Power & Energy Estimation Tool \" http:\/\/www.drampower.info.  K. Chandrasekar C. Weis Y. Li S. Goossens M. Jung O. Naji B. Akesson N. Wehn and K. Goossens \"DRAMPower: Open-Source DRAM Power & Energy Estimation Tool \" http:\/\/www.drampower.info."},{"key":"e_1_2_1_19_1","volume-title":"Improving DRAM Performance by Parallelizing Refreshes with Accesses,\" in HPCA","author":"Chang K. K.","year":"2014"},{"key":"e_1_2_1_20_1","volume-title":"dissertation","author":"Chang K. K.","year":"2017"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"e_1_2_1_22_1","volume-title":"Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM,\" in HPCA","author":"Chang K. K.","year":"2016"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.11"},{"key":"e_1_2_1_24_1","volume-title":"Architecting an Energy-Efficient DRAM System for GPUs,\" in HPCA","author":"Chatterjee N.","year":"2017"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"e_1_2_1_26_1","volume-title":"Evolution for New Mobile World,\" in MEMCON","author":"Choi J. Y.","year":"2013"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.43"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522311"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815976"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1998582.1998590"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.22"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333727"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950392"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250699"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2318857.2254778"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383118"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485930"},{"key":"e_1_2_1_41_1","volume-title":"or, Why I No Longer Worry About IPC,\" in ASPLOS Wild and Crazy Ideas Session","author":"Glew A.","year":"1997"},{"key":"e_1_2_1_42_1","unstructured":"Google \"Chromebook \" https:\/\/www.google.com\/chromebook\/.  Google \"Chromebook \" https:\/\/www.google.com\/chromebook\/."},{"key":"e_1_2_1_43_1","volume-title":"SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies,\" in HPCA","author":"Hassan H.","year":"2017"},{"key":"e_1_2_1_44_1","volume-title":"ChargeCache: Reducing DRAM Latency by Exploiting Row Access Locality,\" in HPCA","author":"Hassan H.","year":"2016"},{"key":"e_1_2_1_45_1","volume-title":"The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines.\\hskip 1em plus 0.5em minus 0.4em\\relax Morgan & Claypool","author":"H\u00f6elzle U.","year":"2009"},{"key":"e_1_2_1_46_1","unstructured":"INRIA \"scikit-learn \" http:\/\/scikit-learn.org\/stable\/index.html.  INRIA \"scikit-learn \" http:\/\/scikit-learn.org\/stable\/index.html."},{"key":"e_1_2_1_47_1","unstructured":"Intel Corp. \"Intel\u00ae Extreme Memory Profile (Intel\u00ae XMP) DDR3 Technology \" 2009.  Intel Corp. \"Intel\u00ae Extreme Memory Profile (Intel\u00ae XMP) DDR3 Technology \" 2009."},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382172"},{"key":"e_1_2_1_49_1","volume-title":"Low Power Double Data Rate 3 SDRAM (LPDDR3)","author":"Solid State Technology Assn JEDEC","year":"2012"},{"key":"e_1_2_1_50_1","volume-title":"DDR3 SDRAM Standard","author":"Solid State Technology Assn JEDEC","year":"2012"},{"key":"e_1_2_1_51_1","volume-title":"DDR3L-1066, DDR3L-1333, DDR3L-1600, and DDR3L-1866,\"","author":"Solid State Technology Assn JEDEC","year":"2013"},{"key":"e_1_2_1_52_1","volume-title":"Low Power Double Data Rate 4 (LPDDR4)","author":"Solid State Technology Assn JEDEC","year":"2017"},{"key":"e_1_2_1_53_1","volume-title":"A New Bank Sensitive DRAMPower Model for Efficient Design Space Exploration,\" in PATMOS","author":"Jung M.","year":"2016"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989114"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.38"},{"key":"e_1_2_1_56_1","volume-title":"DRAM Circuit Design: A Tutorial.\\hskip 1em plus 0.5em minus 0.4em\\relax Wiley","author":"Keeth B.","year":"2001"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/2637364.2592000"},{"key":"e_1_2_1_58_1","volume-title":"PARBOR: An Efficient System-Level Technique to Detect Data Dependent Failures in DRAM,\" in DSN","author":"Khan S.","year":"2016"},{"key":"e_1_2_1_59_1","volume-title":"A Case for Memory Content-Based Detection and Mitigation of Data-Dependent Failures in DRAM,\" CAL","author":"Khan S.","year":"2016"},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-016-9248-1"},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-016-9248-1"},{"key":"e_1_2_1_62_1","volume-title":"A New Investigation of Data Retention Time in Truly Nanoscaled DRAMs,\" EDL","author":"Kim K.","year":"2009"},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_2_1_64_1","volume-title":"dissertation","author":"Kim Y.","year":"2015"},{"key":"e_1_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"e_1_2_1_66_1","volume-title":"ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple Memory Controllers,\" in HPCA","author":"Kim Y.","year":"2010"},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_2_1_68_1","volume-title":"A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM,\" in ISCA","author":"Kim Y.","year":"2012"},{"key":"e_1_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379007"},{"key":"e_1_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669155"},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078533"},{"key":"e_1_2_1_73_1","volume-title":"dissertation","author":"Lee D.","year":"2016"},{"key":"e_1_2_1_74_1","volume-title":"Reducing DRAM Latency by Exploiting Design-Induced Latency Variation in Modern DRAM Chips,\" in CoRR abs\/1610.09604","author":"Lee D.","year":"2016"},{"key":"e_1_2_1_75_1","volume-title":"Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case,\" in HPCA","author":"Lee D.","year":"2015"},{"key":"e_1_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"e_1_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/2832911"},{"key":"e_1_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.51"},{"key":"e_1_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_2_1_80_1","volume-title":"DRAM Yield Analysis and Optimization by a Statistical Design Approach,\" in IEEE TCSI","author":"Li Y.","year":"2011"},{"key":"e_1_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378619"},{"key":"e_1_2_1_82_1","unstructured":"Linear Technology Corp. \"LTspice IV \" http:\/\/www.linear.com\/LTspice.  Linear Technology Corp. \"LTspice IV \" http:\/\/www.linear.com\/LTspice."},{"key":"e_1_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485928"},{"key":"e_1_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"e_1_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.50"},{"key":"e_1_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996596"},{"key":"e_1_2_1_87_1","volume-title":"Towards Energy-Proportional Datacenter Memory with Mobile DRAM,\" in ISCA","author":"Malladi K. T.","year":"2012"},{"key":"e_1_2_1_88_1","volume-title":"Semiconductor Device Modeling with SPICE.\\hskip 1em plus 0.5em minus 0.4em\\relax McGraw-Hill","author":"Massobrio G.","year":"1993"},{"key":"e_1_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/3023973.3023978"},{"key":"e_1_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.57"},{"key":"e_1_2_1_91_1","unstructured":"Micron Technology Inc. \"Calculating Memory System Power for DDR3 \" 2007.  Micron Technology Inc. \"Calculating Memory System Power for DDR3 \" 2007."},{"key":"e_1_2_1_92_1","unstructured":"Micron Technology Inc. \"2Gb: x4 x8 x16 DDR3L SDRAM \" 2015.  Micron Technology Inc. \"2Gb: x4 x8 x16 DDR3L SDRAM \" 2015."},{"key":"e_1_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"e_1_2_1_94_1"},{"key":"e_1_2_1_95_1","volume-title":"A Systems Architecture Perspective,\" IMW","author":"Mutlu O.","year":"2013"},{"key":"e_1_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1070000"},{"key":"e_1_2_1_97_1"},{"key":"e_1_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_2_1_100_1","volume-title":"Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors,\" in HPCA","author":"Mutlu O.","year":"2003"},{"key":"e_1_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.14529\/jsfi140302"},{"key":"e_1_2_1_102_1","volume-title":"SPICE (Simulation Program with Integrated Circuit Emphasis),\" EECS Department","author":"Nagel L. W.","year":"1973"},{"key":"e_1_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"e_1_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.57"},{"key":"e_1_2_1_105_1","unstructured":"NVIDIA Corp. \"SHIELD Tablet \" https:\/\/www.nvidia.com\/en-us\/shield\/tablet\/.  NVIDIA Corp. \"SHIELD Tablet \" https:\/\/www.nvidia.com\/en-us\/shield\/tablet\/."},{"key":"e_1_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280792"},{"key":"e_1_2_1_107_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080242"},{"key":"e_1_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750404"},{"key":"e_1_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"e_1_2_1_110_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.83"},{"key":"e_1_2_1_112_1","unstructured":"Samsung Electronics Co. Ltd. \"2Gb D-die DDR3L SDRAM \" 2011.  Samsung Electronics Co. Ltd. \"2Gb D-die DDR3L SDRAM \" 2011."},{"key":"e_1_2_1_113_1","doi-asserted-by":"publisher","DOI":"10.1145\/2492101.1555372"},{"key":"e_1_2_1_114_1","volume-title":"dissertation","author":"Seshadri V.","year":"2016"},{"key":"e_1_2_1_115_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_2_1_116_1","volume-title":"Buddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM,\" in CoRR abs\/1611.09988","author":"Seshadri V.","year":"2016"},{"key":"e_1_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830820"},{"key":"e_1_2_1_118_1","volume-title":"MemZip: Exploring Unconventional Benefits from Memory Compression,\" in HPCA","author":"Shafiee A.","year":"2014"},{"key":"e_1_2_1_119_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540726"},{"key":"e_1_2_1_120_1","unstructured":"SK Hynix Inc. \"DDR3L SDRAM Unbuffered SODIMMs Based on 4Gb A-die \" 2014.  SK Hynix Inc. \"DDR3L SDRAM Unbuffered SODIMMs Based on 4Gb A-die \" 2014."},{"key":"e_1_2_1_121_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"e_1_2_1_122_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694348"},{"key":"e_1_2_1_123_1","volume-title":"A Study of DRAM Failures in the Field,\" in SC","author":"Sridharan V.","year":"2012"},{"key":"e_1_2_1_124_1","volume-title":"CPU2006 Benchmarks,\"mboxhttp:\/\/www.spec.org\/cpu2006","author":"Standard Performance Evaluation Corp."},{"key":"e_1_2_1_125_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2526003"},{"key":"e_1_2_1_126_1","volume-title":"The Blacklisting Memory Scheduler: Achieving High Performance and Fairness at Low Cost,\" in ICCD","author":"Subramanian L.","year":"2014"},{"key":"e_1_2_1_127_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-016-1680-4"},{"key":"e_1_2_1_128_1","unstructured":"Texas Instruments \"USB Interface Adapter EVM \" http:\/\/www.ti.com\/tool\/usb-to-gpio 2006.  Texas Instruments \"USB Interface Adapter EVM \" http:\/\/www.ti.com\/tool\/usb-to-gpio 2006."},{"key":"e_1_2_1_129_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"e_1_2_1_130_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847255"},{"key":"e_1_2_1_131_1","volume-title":"Retention-Aware Placement in DRAM (RAPID): Software Methods for Quasi-Non-Volatile DRAM,\" in HPCA","author":"Venkatesan R.","year":"2006"},{"key":"e_1_2_1_132_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"e_1_2_1_133_1","volume-title":"Improving Power and Data Efficiency with Threaded Memory Modules,\" in ICCD","author":"Ware F. A.","year":"2006"},{"key":"e_1_2_1_134_1","volume-title":"Architecting for Power Management: The IBM\u00ae POWER7#8482;\\ Approach,\" in HPCA","author":"Ware M.","year":"2010"},{"key":"e_1_2_1_135_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"e_1_2_1_136_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.20"},{"key":"e_1_2_1_137_1","unstructured":"Xilinx Inc. \"Xilinx XTP052 -- ML605 Schematics (Rev D) \" https:\/\/www.xilinx.com\/support\/documentation\/boards_and_kits\/xtp052_ml605_schematics.pdf.  Xilinx Inc. \"Xilinx XTP052 -- ML605 Schematics (Rev D) \" https:\/\/www.xilinx.com\/support\/documentation\/boards_and_kits\/xtp052_ml605_schematics.pdf."},{"key":"e_1_2_1_138_1","volume-title":"BOOM: Enabling Mobile Memory Based Low-Power Server DIMMs,\" in ISCA","author":"Yoon D. H.","year":"2012"},{"key":"e_1_2_1_139_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000100"},{"key":"e_1_2_1_140_1","doi-asserted-by":"crossref","DOI":"10.1145\/2678373.2665724","volume-title":"Half-DRAM: A High-Bandwidth and Low-Power DRAM Architecture from the Rethinking of Fine-Grained Activation,\" in ISCA","author":"Zhang T.","year":"2014"},{"key":"e_1_2_1_141_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.47"},{"key":"e_1_2_1_142_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.91"},{"key":"e_1_2_1_143_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.53"},{"key":"e_1_2_1_144_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"},{"key":"e_1_2_1_145_1","first-page":"5630096","author":"Zuravleff W.","year":"1997","journal-title":"Patent"}],"container-title":["Proceedings of the ACM on Measurement and Analysis of Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3084447","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3084447","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3084447","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:22Z","timestamp":1750217422000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3084447"}},"subtitle":["Experimental Characterization, Analysis, and Mechanisms"],"short-title":[],"issued":{"date-parts":[[2017,6,13]]},"references-count":144,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2017,6,13]]}},"alternative-id":["10.1145\/3084447"],"URL":"https:\/\/doi.org\/10.1145\/3084447","relation":{},"ISSN":["2476-1249"],"issn-type":[{"value":"2476-1249","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,6,13]]},"assertion":[{"value":"2017-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}