{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,13]],"date-time":"2026-09-13T12:56:42Z","timestamp":1789304202105,"version":"build-2803163510"},"publisher-location":"New York, NY, USA","reference-count":51,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,7,24]],"date-time":"2017-07-24T00:00:00Z","timestamp":1500854400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,7,24]]},"DOI":"10.1145\/3087556.3087582","type":"proceedings-article","created":{"date-parts":[[2017,7,20]],"date-time":"2017-07-20T13:51:38Z","timestamp":1500558698000},"page":"235-245","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":66,"title":["Concurrent Data Structures for Near-Memory Computing"],"prefix":"10.1145","author":[{"given":"Zhiyu","family":"Liu","sequence":"first","affiliation":[{"name":"Brown University, Providence, RI, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Irina","family":"Calciu","sequence":"additional","affiliation":[{"name":"VMware Research Group, Palo Alto, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Maurice","family":"Herlihy","sequence":"additional","affiliation":[{"name":"Brown University, Providence, RI, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2017,7,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750397"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2570283"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0054"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-30695-7_2"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3064176.3064193"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"e_1_3_2_1_9_1","volume-title":"LazyPIM: An efficient cache coherence mechanism for processing-in-memory","author":"Boroumand Amirali","year":"2016","unstructured":"Amirali Boroumand , Saugata Ghose , Brandon Lucia , Kevin Hsieh , Krishna Malladi , Hongzhong Zheng , and Onur Mutlu . LazyPIM: An efficient cache coherence mechanism for processing-in-memory . IEEE Computer Architecture Letters , 2016 . Amirali Boroumand, Saugata Ghose, Brandon Lucia, Kevin Hsieh, Krishna Malladi, Hongzhong Zheng, and Onur Mutlu. LazyPIM: An efficient cache coherence mechanism for processing-in-memory. IEEE Computer Architecture Letters, 2016."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037721"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Kevin K. Chang A. Giray Yaglikci Saugata Ghose Aditya Agrawal Niladrish Chatterjee Abhijith Kashyap Donghyuk Lee Mike O'Connor Hasan Hassan and Onur Mutlu. Understanding reduced-voltage operation in modern dram devices: Experimental characterization analysis and mechanisms. In to appear in Proceedings of the 2017 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Science SIGMETRICS '17.  Kevin K. Chang A. Giray Yaglikci Saugata Ghose Aditya Agrawal Niladrish Chatterjee Abhijith Kashyap Donghyuk Lee Mike O'Connor Hasan Hassan and Onur Mutlu. Understanding reduced-voltage operation in modern dram devices: Experimental characterization analysis and mechanisms. In to appear in Proceedings of the 2017 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Science SIGMETRICS '17.","DOI":"10.1145\/3078505.3078590"},{"key":"e_1_3_2_1_15_1","volume-title":"Hybrid Memory Cube specification 1.0","author":"Hybrid Memory Cube Consortium","year":"2013","unstructured":"Hybrid Memory Cube Consortium . Hybrid Memory Cube specification 1.0 , 2013 . Hybrid Memory Cube Consortium. Hybrid Memory Cube specification 1.0, 2013."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522714"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1992.591879"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145816.2145849"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.375174"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/331532.331589"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783764"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.46"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/11795490_3"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810479.1810540"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15763-9_8"},{"key":"e_1_3_2_1_27_1","volume-title":"The Art of Multiprocessor Programming","author":"Herlihy Maurice","year":"2008","unstructured":"Maurice Herlihy and Nir Shavit . The Art of Multiprocessor Programming . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA, 2008 . Maurice Herlihy and Nir Shavit. The Art of Multiprocessor Programming. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2008."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/78969.78972"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001159"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753257"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378608"},{"key":"e_1_3_2_1_33_1","volume-title":"2014 IEEE Hot Chips 26 Symposium (HCS), 00:1--24","author":"Kim Joonyoung","year":"2014","unstructured":"Joonyoung Kim and Younsu Kim . HBM : Memory solution for bandwidth-hungry processors . 2014 IEEE Hot Chips 26 Symposium (HCS), 00:1--24 , 2014 . Joonyoung Kim and Younsu Kim. HBM: Memory solution for bandwidth-hungry processors. 2014 IEEE Hot Chips 26 Symposium (HCS), 00:1--24, 2014."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.108"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2905054"},{"key":"e_1_3_2_1_37_1","unstructured":"Donghyuk Lee Samira Khan Lavanya Subramanian Saugata Ghose Rachata Ausavarungnirun Gennady Pekhimenko Vivek Seshadri and Onur Mutlu. Design-induced latency variation in modern dram chips: Characterization analysis and latency reduction mechanisms. In to appear in Proceedings of the 2017 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Science SIGMETRICS '17.  Donghyuk Lee Samira Khan Lavanya Subramanian Saugata Ghose Rachata Ausavarungnirun Gennady Pekhimenko Vivek Seshadri and Onur Mutlu. Design-induced latency variation in modern dram chips: Characterization analysis and latency reduction mechanisms. In to appear in Proceedings of the 2017 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Science SIGMETRICS '17."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"e_1_3_2_1_39_1","first-page":"615","volume-title":"19th IEEE International Symposium on High Performance Computer Architecture, HPCA 2013","author":"Lee Donghyuk","year":"2013","unstructured":"Donghyuk Lee , Yoongu Kim , Vivek Seshadri , Jamie Liu , Lavanya Subramanian , and Onur Mutlu . Tiered-latency DRAM : A low latency and low cost DRAM architecture . In 19th IEEE International Symposium on High Performance Computer Architecture, HPCA 2013 , Shenzhen, China, February 23--27 , 2013 , pages 615 -- 626 , 2013. Donghyuk Lee, Yoongu Kim, Vivek Seshadri, Jamie Liu, Lavanya Subramanian, and Onur Mutlu. Tiered-latency DRAM: A low latency and low cost DRAM architecture. In 19th IEEE International Symposium on High Performance Computer Architecture, HPCA 2013, Shenzhen, China, February 23--27, 2013, pages 615--626, 2013."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2442516.2442527"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"e_1_3_2_1_43_1","first-page":"1","article-title":"Research problems and opportunities in memory systems","author":"Mutlu Onur","year":"2014","unstructured":"Onur Mutlu and Lavanya Subramanian . Research problems and opportunities in memory systems . Supercomputing Frontiers and Innovations , 1 , 2014 . Onur Mutlu and Lavanya Subramanian. Research problems and opportunities in memory systems. Supercomputing Frontiers and Innovations, 1, 2014.","journal-title":"Supercomputing Frontiers and Innovations"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/279361.279387"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_3_2_1_46_1","volume-title":"Technical report","author":"Pugh W.","year":"1990","unstructured":"W. Pugh . Concurrent maintenance of skip lists. Technical report , University of Maryland at College Park , 1990 . W. Pugh. Concurrent maintenance of skip lists. Technical report, University of Maryland at College Park, 1990."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_1_49_1","volume-title":"Buddy-ram: Improving the performance and efficiency of bulk bitwise operations using DRAM. CoRR, abs\/1611.09988","author":"Seshadri Vivek","year":"2016","unstructured":"Vivek Seshadri , Donghyuk Lee , Thomas Mullins , Hasan Hassan , Amirali Boroumand , Jeremie Kim , Michael A. Kozuch , Onur Mutlu , Phillip B. Gibbons , and Todd C. Mowry . Buddy-ram: Improving the performance and efficiency of bulk bitwise operations using DRAM. CoRR, abs\/1611.09988 , 2016 . Vivek Seshadri, Donghyuk Lee, Thomas Mullins, Hasan Hassan, Amirali Boroumand, Jeremie Kim, Michael A. Kozuch, Onur Mutlu, Phillip B. Gibbons, and Todd C. Mowry. Buddy-ram: Improving the performance and efficiency of bulk bitwise operations using DRAM. CoRR, abs\/1611.09988, 2016."},{"key":"e_1_3_2_1_50_1","volume-title":"The processing using memory paradigm: In-DRAM bulk copy, initialization, bitwise AND and OR. CoRR, abs\/1610.09603","author":"Seshadri Vivek","year":"2016","unstructured":"Vivek Seshadri and Onur Mutlu . The processing using memory paradigm: In-DRAM bulk copy, initialization, bitwise AND and OR. CoRR, abs\/1610.09603 , 2016 . Vivek Seshadri and Onur Mutlu. The processing using memory paradigm: In-DRAM bulk copy, initialization, bitwise AND and OR. CoRR, abs\/1610.09603, 2016."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008902"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"e_1_3_2_1_54_1","first-page":"1","volume-title":"A 3D-stacked logic-in-memory accelerator for application-specific data intensive computing","author":"Zhu Qiuling","year":"2013","unstructured":"Qiuling Zhu , Berkin Akin , H. Ekin Sumbul , Fazle Sadi , James C. Hoe , Larry T. Pileggi , and Franz Franchetti . A 3D-stacked logic-in-memory accelerator for application-specific data intensive computing . In IEEE International 3D Systems Integration Conference, 3DIC 2013 , San Francisco, CA, USA, October 2--4, 2013, pages 1 -- 7 , 2013. Qiuling Zhu, Berkin Akin, H. Ekin Sumbul, Fazle Sadi, James C. Hoe, Larry T. Pileggi, and Franz Franchetti. A 3D-stacked logic-in-memory accelerator for application-specific data intensive computing. In IEEE International 3D Systems Integration Conference, 3DIC 2013, San Francisco, CA, USA, October 2--4, 2013, pages 1--7, 2013."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2013.6670336"}],"event":{"name":"SPAA '17: 29th ACM Symposium on Parallelism in Algorithms and Architectures","location":"Washington DC USA","acronym":"SPAA '17","sponsor":["SIGACT ACM Special Interest Group on Algorithms and Computation Theory","SIGARCH ACM Special Interest Group on Computer Architecture","EATCS European Association for Theoretical Computer Science"]},"container-title":["Proceedings of the 29th ACM Symposium on Parallelism in Algorithms and Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3087556.3087582","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3087556.3087582","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:30:13Z","timestamp":1750203013000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3087556.3087582"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7,24]]},"references-count":51,"alternative-id":["10.1145\/3087556.3087582","10.1145\/3087556"],"URL":"https:\/\/doi.org\/10.1145\/3087556.3087582","relation":{},"subject":[],"published":{"date-parts":[[2017,7,24]]},"assertion":[{"value":"2017-07-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}