{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:07:22Z","timestamp":1750306042039,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T00:00:00Z","timestamp":1498348800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,25]]},"DOI":"10.1145\/3092627.3092629","type":"proceedings-article","created":{"date-parts":[[2017,6,26]],"date-time":"2017-06-26T12:13:28Z","timestamp":1498479208000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":34,"title":["Shakti-T"],"prefix":"10.1145","author":[{"given":"Arjun","family":"Menon","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Madras, India"}]},{"given":"Subadra","family":"Murugan","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Madras, India"}]},{"given":"Chester","family":"Rebeiro","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Madras, India"}]},{"given":"Neel","family":"Gala","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Madras, India"}]},{"given":"Kamakoti","family":"Veezhinathan","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Madras, India"}]}],"member":"320","published-online":{"date-parts":[[2017,6,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1102120.1102165"},{"key":"e_1_3_2_1_2_1","first-page":"51","volume-title":"USENIX Security Symposium","author":"Akritidis P.","year":"2009","unstructured":"P. Akritidis Baggy bounds checking: An efficient and backwards-compatible defense against out-of-bounds errors . In USENIX Security Symposium , pages 51 -- 66 , 2009 . P. Akritidis et al. Baggy bounds checking: An efficient and backwards-compatible defense against out-of-bounds errors. In USENIX Security Symposium, pages 51--66, 2009."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/773473.178446"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/773473.178446"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2005.106"},{"key":"e_1_3_2_1_6_1","unstructured":"Bluespec Inc. Bluespec System Verilog.  Bluespec Inc. Bluespec System Verilog."},{"key":"e_1_3_2_1_7_1","volume-title":"USENIX Security","author":"Chen S.","year":"2005","unstructured":"S. Chen Non-control-data attacks are realistic threats . In USENIX Security , August 2005 . S. Chen et al. Non-control-data attacks are realistic threats. In USENIX Security, August 2005."},{"key":"e_1_3_2_1_8_1","volume-title":"USENIX Security Symposium -","volume":"7","author":"Cowan C.","year":"1998","unstructured":"C. Cowan : Automatic adaptive detection and prevention of buffer-overflow attacks . In USENIX Security Symposium - Volume 7 , 1998 . C. Cowan et al. Stackguard: Automatic adaptive detection and prevention of buffer-overflow attacks. In USENIX Security Symposium - Volume 7, 1998."},{"key":"e_1_3_2_1_9_1","volume-title":"USENIX Security Symposium","volume":"12","author":"Cowan C.","year":"2003","unstructured":"C. Cowan Pointguard tm: protecting pointers from buffer overflow vulnerabilities . In USENIX Security Symposium , volume 12 , 2003 . C. Cowan et al. Pointguard tm: protecting pointers from buffer overflow vulnerabilities. In USENIX Security Symposium, volume 12, 2003."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250722"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2714576.2714635"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1966913.1966920"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2578855.2535839"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353534.1346295"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2663716.2663755"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/800110.803572"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.130"},{"key":"e_1_3_2_1_18_1","unstructured":"Y. Huang. Heap overflows and double-free attacks. In www.homes.soic.indiana.edu\/yh33\/Teaching\/1433-2016\/lec13-HeapAttacks.pdf.  Y. Huang. Heap overflows and double-free attacks. In www.homes.soic.indiana.edu\/yh33\/Teaching\/1433-2016\/lec13-HeapAttacks.pdf."},{"key":"e_1_3_2_1_19_1","volume-title":"USENIX Annual Technical Conference","author":"Jim T.","year":"2002","unstructured":"T. Jim : A safe dialect of c . In USENIX Annual Technical Conference , June 2002 . T. Jim et al. Cyclone: A safe dialect of c. In USENIX Annual Technical Conference, June 2002."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516713"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSECP.2003.1219056"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837855.1806657"},{"key":"e_1_3_2_1_23_1","first-page":"189","volume-title":"ISCA","author":"Nagarakatte S.","year":"2012","unstructured":"S. Nagarakatte : Hardware for safe and secure manual memory management and full memory safety . In ISCA , pages 189 -- 200 , 2012 . S. Nagarakatte et al. Watchdog: Hardware for safe and secure manual memory management and full memory safety. In ISCA, pages 189--200, 2012."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2581122.2544147"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065887.1065892"},{"key":"e_1_3_2_1_26_1","unstructured":"T. Newsham. Format string attacks. http:\/\/forum.ouah.org\/FormatString.PDF 2000.  T. Newsham. Format string attacks. http:\/\/forum.ouah.org\/FormatString.PDF 2000."},{"key":"e_1_3_2_1_27_1","volume-title":"Intel MPX Explained: An Empirical Study of Intel MPX and Software-based Bounds Checking Approaches. USENIX Annual Technical Conference","author":"Oleksenko O.","year":"2017","unstructured":"O. Oleksenko Intel MPX Explained: An Empirical Study of Intel MPX and Software-based Bounds Checking Approaches. USENIX Annual Technical Conference , 2017 . O. Oleksenko et al. Intel MPX Explained: An Empirical Study of Intel MPX and Software-based Bounds Checking Approaches. USENIX Annual Technical Conference, 2017."},{"key":"e_1_3_2_1_28_1","volume-title":"Smashing the stack for fun and profit. phrack 49","author":"One A.","year":"1996","unstructured":"A. One . Smashing the stack for fun and profit. phrack 49 , 1996 . A. One. Smashing the stack for fun and profit. phrack 49, 1996."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133375.2133377"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1315245.1315313"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1030083.1030124"},{"key":"e_1_3_2_1_32_1","volume-title":"Blackhat USA","author":"Sotirov A.","year":"2008","unstructured":"A. Sotirov Bypassing browser memory protections in windows vista . Blackhat USA , 2008 . A. Sotirov et al. Bypassing browser memory protections in windows vista. Blackhat USA, 2008."},{"volume-title":"http:\/\/www.angelfire.com\/sk\/stackshield\/","year":"2000","key":"e_1_3_2_1_33_1","unstructured":"Stack Shield. http:\/\/www.angelfire.com\/sk\/stackshield\/ . Jan 2000 . Stack Shield. http:\/\/www.angelfire.com\/sk\/stackshield\/. Jan 2000."},{"volume-title":"http:\/\/www.linuxfromscratch.org\/hints\/downloads\/files\/ssp.txt","year":"2007","key":"e_1_3_2_1_34_1","unstructured":"Stack Smashing Protector (SSP). http:\/\/www.linuxfromscratch.org\/hints\/downloads\/files\/ssp.txt . August 2007 . Stack Smashing Protector (SSP). http:\/\/www.linuxfromscratch.org\/hints\/downloads\/files\/ssp.txt. August 2007."},{"key":"e_1_3_2_1_35_1","volume-title":"Red Hat","author":"van de Ven A.","year":"2004","unstructured":"A. van de Ven . New security enhancements in red hat enterprise linux v. 3, update 3 . Red Hat , 2004 . A. van de Ven. New security enhancements in red hat enterprise linux v. 3, update 3. Red Hat, 2004."},{"key":"e_1_3_2_1_36_1","volume-title":"User-level isa, version 2.0. Technical report","author":"Waterman A.","year":"2014","unstructured":"A. Waterman , Y. Lee , D. A. Patterson , and K. Asanovi\u0107 . The risc-v instruction set manual . volume 1 : User-level isa, version 2.0. Technical report , DTIC Document , 2014 . A. Waterman, Y. Lee, D. A. Patterson, and K. Asanovi\u0107. The risc-v instruction set manual. volume 1: User-level isa, version 2.0. Technical report, DTIC Document, 2014."},{"key":"e_1_3_2_1_37_1","first-page":"457","volume-title":"ISCA","author":"Woodruff J.","year":"2014","unstructured":"J. Woodruff The cheri capability model: Revisiting risc in an age of risk . In ISCA , pages 457 -- 468 . IEEE, 2014 . J. Woodruff et al. The cheri capability model: Revisiting risc in an age of risk. In ISCA, pages 457--468. IEEE, 2014."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2810103.2813637"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755688.1755707"}],"event":{"name":"HASP '17: Hardware and Architectural Support for Security and Privacy","sponsor":["Intel Intel","University of Houston"],"location":"Toronto ON Canada","acronym":"HASP '17"},"container-title":["Proceedings of the Hardware and Architectural Support for Security and Privacy"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3092627.3092629","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3092627.3092629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:08Z","timestamp":1750215788000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3092627.3092629"}},"subtitle":["A RISC-V Processor with Light Weight Security Extensions"],"short-title":[],"issued":{"date-parts":[[2017,6,25]]},"references-count":39,"alternative-id":["10.1145\/3092627.3092629","10.1145\/3092627"],"URL":"https:\/\/doi.org\/10.1145\/3092627.3092629","relation":{},"subject":[],"published":{"date-parts":[[2017,6,25]]},"assertion":[{"value":"2017-06-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}