{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T12:22:24Z","timestamp":1764332544638,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T00:00:00Z","timestamp":1498348800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,25]]},"DOI":"10.1145\/3092627.3092634","type":"proceedings-article","created":{"date-parts":[[2017,6,26]],"date-time":"2017-06-26T12:13:28Z","timestamp":1498479208000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Intel\u00ae Software Guard Extensions (Intel\u00ae SGX) Architecture for Oversubscription of Secure Memory in a Virtualized Environment"],"prefix":"10.1145","author":[{"given":"Somnath","family":"Chakrabarti","sequence":"first","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rebekah","family":"Leslie-Hurd","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mona","family":"Vij","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"McKeen","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos","family":"Rozas","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dror","family":"Caspi","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ilya","family":"Alexandrovich","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ittai","family":"Anati","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,6,25]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"VMware Memory Overcommitment - Another Reason to Use Microsoft for VDI,\" http:\/\/blog.unidesk.com\/hyper-v-dynamic-memory-vs-vmware-memory-overcommittmentvdi. {Accessed","author":"Abernathy A.","year":"2017","unstructured":"A. Abernathy , \"Hyper- V Dynamic Memory vs. VMware Memory Overcommitment - Another Reason to Use Microsoft for VDI,\" http:\/\/blog.unidesk.com\/hyper-v-dynamic-memory-vs-vmware-memory-overcommittmentvdi. {Accessed 7 April 2017 } A. Abernathy, \"Hyper-V Dynamic Memory vs. VMware Memory Overcommitment - Another Reason to Use Microsoft for VDI,\" http:\/\/blog.unidesk.com\/hyper-v-dynamic-memory-vs-vmware-memory-overcommittmentvdi. {Accessed 7 April 2017}"},{"key":"e_1_3_2_1_2_1","unstructured":"I. Banerjee F. Guo R. Venkatasubramanian \"Memory Overcommitment in ESX Server\" VMware\u00ae Technical Journal Summer 2013.  I. Banerjee F. Guo R. Venkatasubramanian \"Memory Overcommitment in ESX Server\" VMware\u00ae Technical Journal Summer 2013."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2488370"},{"key":"e_1_3_2_1_4_1","volume-title":"https:\/\/software.intel.com\/sites\/default\/files\/managed\/39\/c5\/325462-sdm-vol-1-2abcd-3abcd.pdf. {Accessed","author":"Intel\u00ae Corp.","year":"2017","unstructured":"Intel\u00ae Corp. , \"Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual,\" March 2017. https:\/\/software.intel.com\/sites\/default\/files\/managed\/39\/c5\/325462-sdm-vol-1-2abcd-3abcd.pdf. {Accessed 10 May 2017 }. Intel\u00ae Corp., \"Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual,\" March 2017. https:\/\/software.intel.com\/sites\/default\/files\/managed\/39\/c5\/325462-sdm-vol-1-2abcd-3abcd.pdf. {Accessed 10 May 2017}."},{"key":"e_1_3_2_1_5_1","unstructured":"David Kaplan Jeremy Powell Tom Woller \"AMD Memory Encryption \" http:\/\/amd-dev.wpengine.netdna-cdn.com\/wordpress\/media\/2013\/12\/AMD_Memory_Encryption_Whitepaper_v7-Public.pdf. {Accessed 7 April 2017}  David Kaplan Jeremy Powell Tom Woller \"AMD Memory Encryption \" http:\/\/amd-dev.wpengine.netdna-cdn.com\/wordpress\/media\/2013\/12\/AMD_Memory_Encryption_Whitepaper_v7-Public.pdf. {Accessed 7 April 2017}"},{"volume-title":"without the commitment,\" in Xen Summit","year":"2008","key":"e_1_3_2_1_6_1","unstructured":"Dan Magenheimer, \"Memory Overcommit... without the commitment,\" in Xen Summit , 2008 . https:\/\/oss.oracle.com\/projects\/tmem\/dist\/documentation\/papers\/overcommit.pdf. {Accessed 7 April 2017} Dan Magenheimer, \"Memory Overcommit... without the commitment,\" in Xen Summit, 2008. https:\/\/oss.oracle.com\/projects\/tmem\/dist\/documentation\/papers\/overcommit.pdf. {Accessed 7 April 2017}"},{"key":"e_1_3_2_1_7_1","volume-title":"South Korea","author":"McKeen F.","year":"2016","unstructured":"F. McKeen , I. Alexandrovich , I. Anati , D. Caspi , S. Johnson , R. Leslie-Hurd and C. Rozas , \" SGX Instructions to Support Dynamic Memory Allocation Inside an Enclave,\" in HASP , South Korea , 2016 . F. McKeen, I. Alexandrovich, I. Anati, D. Caspi, S. Johnson, R. Leslie-Hurd and C. Rozas, \"SGX Instructions to Support Dynamic Memory Allocation Inside an Enclave,\" in HASP, South Korea, 2016."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2488368"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508293.1508297"}],"event":{"name":"HASP '17: Hardware and Architectural Support for Security and Privacy","sponsor":["Intel Intel","University of Houston"],"location":"Toronto ON Canada","acronym":"HASP '17"},"container-title":["Proceedings of the Hardware and Architectural Support for Security and Privacy"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3092627.3092634","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3092627.3092634","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:08Z","timestamp":1750215788000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3092627.3092634"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,25]]},"references-count":9,"alternative-id":["10.1145\/3092627.3092634","10.1145\/3092627"],"URL":"https:\/\/doi.org\/10.1145\/3092627.3092634","relation":{},"subject":[],"published":{"date-parts":[[2017,6,25]]},"assertion":[{"value":"2017-06-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}