{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T14:13:02Z","timestamp":1767967982521,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,27]],"date-time":"2017-06-27T00:00:00Z","timestamp":1498521600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science","doi-asserted-by":"publisher","award":["16K00115"],"award-info":[{"award-number":["16K00115"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003051","name":"New Energy and Industrial Technology Development Organization","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003051","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,27]]},"DOI":"10.1145\/3095770.3095773","type":"proceedings-article","created":{"date-parts":[[2017,6,26]],"date-time":"2017-06-26T12:13:28Z","timestamp":1498479208000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":27,"title":["Quantitative Evaluation of Intel PEBS Overhead for Online System-Noise Analysis"],"prefix":"10.1145","author":[{"given":"Soramichi","family":"Akiyama","sequence":"first","affiliation":[{"name":"Artificial Intelligence Research Center, National Institute of Advanced Industrial Science and Technology (AIST), Japan"}]},{"given":"Takahiro","family":"Hirofuchi","sequence":"additional","affiliation":[{"name":"Information Technology Research Institute, National Institute of Advanced Industrial Science and Technology (AIST), Japan"}]}],"member":"320","published-online":{"date-parts":[[2017,6,27]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/LANMAN.2017.7972145"},{"key":"e_1_3_2_1_2_1","unstructured":"D. Bailey E. Barszcz J. Barton D. Browning R. Carter L. Dagum R. Fatoohi S. Fineberg P. Frederickson T. Lasinski R. Schreiber H. Simon V. Venkatakrishnan and S. Weeratunga. 1994. THE NAS PARALLEL BENCHMARKS. Technical Report RNR-94-007. NASA.  D. Bailey E. Barszcz J. Barton D. Browning R. Carter L. Dagum R. Fatoohi S. Fineberg P. Frederickson T. Lasinski R. Schreiber H. Simon V. Venkatakrishnan and S. Weeratunga. 1994. THE NAS PARALLEL BENCHMARKS. Technical Report RNR-94-007. NASA."},{"key":"e_1_3_2_1_3_1","unstructured":"Intel Corporporation. 2016. Intel 64 and IA-32 Architectures Software Developer Manuals. (2016). https:\/\/software.intel.com\/articles\/intel-sdm  Intel Corporporation. 2016. Intel 64 and IA-32 Architectures Software Developer Manuals. (2016). https:\/\/software.intel.com\/articles\/intel-sdm"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2038916.2038938"},{"key":"e_1_3_2_1_5_1","unstructured":"Florian Larysch. 2016. Fine-Grained Estimation of Memory Bandwidth Utilization. Master Thesis. Karlsruhe Institute of Technology (KIT) Germany.  Florian Larysch. 2016. Fine-Grained Estimation of Memory Bandwidth Utilization. Master Thesis. Karlsruhe Institute of Technology (KIT) Germany."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161233"},{"key":"e_1_3_2_1_7_1","unstructured":"Khang T Nguyen. 2016. Introduction to Cache Allocation Technology in the Intel Xeon Processor E5 v4 Family. (2016). https:\/\/software.intel.com\/articles\/introduction-to-cache-allocation-technology  Khang T Nguyen. 2016. Introduction to Cache Allocation Technology in the Intel Xeon Processor E5 v4 Family. (2016). https:\/\/software.intel.com\/articles\/introduction-to-cache-allocation-technology"},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of USENIX Annual Technical Conference (USENIX ATC). 541--548","author":"Nowak Andrzej","year":"2015"},{"key":"e_1_3_2_1_9_1","volume-title":"Proceedings of USENIX Symposium on Networked Systems Design and Implementation (NSDI). 293--307","author":"Ousterhout Kay","year":"2015"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48096-0_5"},{"key":"e_1_3_2_1_11_1","unstructured":"Vish Viswanathan. 2016. Intel Memory Latency Checker v3.1a. (2016). https:\/\/software.intel.com\/articles\/intelr-memory-latency-checker  Vish Viswanathan. 2016. Intel Memory Latency Checker v3.1a. (2016). https:\/\/software.intel.com\/articles\/intelr-memory-latency-checker"},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings of International Symposium on Performance Analysis of Systems and Software (ISPASS). 102--111","author":"Weaver Vincent M.","year":"2015"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557172"},{"key":"e_1_3_2_1_14_1","unstructured":"Thomas Willhalm Roman Dementiev and Patrick Fay. 2017. Intel Performance Counter Monitor - A better way to measure CPU utilization. (2017). https:\/\/software.intel.com\/articles\/intel-performance-counter-monitor  Thomas Willhalm Roman Dementiev and Patrick Fay. 2017. Intel Performance Counter Monitor - A better way to measure CPU utilization. (2017). https:\/\/software.intel.com\/articles\/intel-performance-counter-monitor"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2462029.2462035"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919635"},{"key":"e_1_3_2_1_17_1","volume-title":"Proceedings of USENIX Symposium on Operating Systems Design and Implementation (OSDI). 629--644","author":"Zhao Xu","year":"2014"}],"event":{"name":"ROSS '17: International Workshop on Runtime and Operating Systems for Supercomputers ROSS 2017","location":"Washingon DC USA","acronym":"ROSS '17","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","SPCL Scalable Parallel Computing Laboratory","ETH Zurich Federal Institute of Technology - University of Zurich"]},"container-title":["Proceedings of the 7th International Workshop on Runtime and Operating Systems for Supercomputers ROSS 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3095770.3095773","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3095770.3095773","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:36:53Z","timestamp":1750217813000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3095770.3095773"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,27]]},"references-count":17,"alternative-id":["10.1145\/3095770.3095773","10.1145\/3095770"],"URL":"https:\/\/doi.org\/10.1145\/3095770.3095773","relation":{},"subject":[],"published":{"date-parts":[[2017,6,27]]},"assertion":[{"value":"2017-06-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}