{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:54:38Z","timestamp":1781884478371,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,8,9]],"date-time":"2017-08-09T00:00:00Z","timestamp":1502236800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,8,9]]},"DOI":"10.1145\/3098583.3098585","type":"proceedings-article","created":{"date-parts":[[2017,8,10]],"date-time":"2017-08-10T12:12:36Z","timestamp":1502367156000},"page":"7-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Accelerating Open vSwitch with Integrated GPU"],"prefix":"10.1145","author":[{"given":"Janet","family":"Tseng","sequence":"first","affiliation":[{"name":"Intel Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ren","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"James","family":"Tsai","sequence":"additional","affiliation":[{"name":"Intel Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yipeng","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tsung-Yuan Charlie","family":"Tai","sequence":"additional","affiliation":[{"name":"Intel Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2017,8,9]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"OpenCL\u2122 Optimization Guide for Intel\u00ae Processor Graphics. 2015. Retrieved from https:\/\/software.intel.com\/en-us\/iocl_opg.  OpenCL\u2122 Optimization Guide for Intel\u00ae Processor Graphics. 2015. Retrieved from https:\/\/software.intel.com\/en-us\/iocl_opg."},{"key":"e_1_3_2_1_2_1","unstructured":"DPDK\n\n  \n  : Data Plane Development Kit. Retrieved from http:\/\/dpdk.org.  DPDK: Data Plane Development Kit. Retrieved from http:\/\/dpdk.org."},{"key":"e_1_3_2_1_3_1","volume-title":"SSLShader: Cheap SSL Acceleration with Commodity Processors. In NSDI'11 Proceedings of the 8th USENIX conference on Networked systems design and implementation, 1--14","author":"Jang S."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"T. Li H. Chu and P. Wang. 2013. IP Address Lookup Using GPU. In HPSR.  T. Li H. Chu and P. Wang. 2013. IP Address Lookup Using GPU. In HPSR.","DOI":"10.1109\/HPSR.2013.6602309"},{"key":"e_1_3_2_1_5_1","volume-title":"GAMT: A Fast and Scalable IP Lookup Engine for GPU-based Software Routers. In ANCS '13 Proceedings of the ninth ACM\/IEEE symposium on Architectures for networking and communications systems, 1--12","author":"Li D."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1851182.1851246"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1851182.1851207"},{"key":"e_1_3_2_1_8_1","volume-title":"Raising the Bar for Using GPUs in Software Packet Processing. In NSDI'15 Proceedings of the 12th USENIX Conference on Networked Systems Design and Implementation, 409--423","author":"Kalia D."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jalgor.2003.12.002"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2535372.2535379"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2785956.2787503"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2382196.2382232"},{"key":"e_1_3_2_1_13_1","unstructured":"IPv4 distribution. 2017. Retrieved from https:\/\/labs.apnic.net\/dists\/v4.html.  IPv4 distribution. 2017. Retrieved from https:\/\/labs.apnic.net\/dists\/v4.html."},{"key":"e_1_3_2_1_14_1","unstructured":"IPv6. 2014 Retrieved from http:\/\/dpdk.org\/browse\/dpdk\/plain\/app\/test\/test_lpm6_routes.h?id=v2.0.0.  IPv6. 2014 Retrieved from http:\/\/dpdk.org\/browse\/dpdk\/plain\/app\/test\/test_lpm6_routes.h?id=v2.0.0."},{"key":"e_1_3_2_1_15_1","volume-title":"INFOCOM '98 Proceedings of the Seventeenth Annual Joint Conference of the IEEE Computer and Communications Societies, 1240--1247","author":"Gupta S."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339596"},{"key":"e_1_3_2_1_17_1","unstructured":"Pipelined packet processing model: DPDK packet framework. 2016. Retrieved from http:\/\/dpdk.org\/doc\/guides\/prog_guide\/packet_framework.html.  Pipelined packet processing model: DPDK packet framework. 2016. Retrieved from http:\/\/dpdk.org\/doc\/guides\/prog_guide\/packet_framework.html."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1572769.1572792"},{"key":"e_1_3_2_1_19_1","unstructured":"Open vSwitch. 2016. Retrived from http:\/\/openvswitch.org\/.  Open vSwitch. 2016. Retrived from http:\/\/openvswitch.org\/."},{"key":"e_1_3_2_1_20_1","volume-title":"NSDI'15 Proceedings of the 12th USENIX Conference on Networked Systems Design and Implementation, 117--130","author":"Pfaff B"},{"key":"e_1_3_2_1_21_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Kang K.","year":"2011"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2015.2491265"},{"key":"e_1_3_2_1_23_1","unstructured":"Intel Open NP. 2016. Retrieved from https:\/\/download.01.org\/packet-processing\/ONPS2.1\/Intel_ONP_Release_2.1_Performance_Test_Report_Rev1.0.pdf.  Intel Open NP. 2016. Retrieved from https:\/\/download.01.org\/packet-processing\/ONPS2.1\/Intel_ONP_Release_2.1_Performance_Test_Report_Rev1.0.pdf."},{"key":"e_1_3_2_1_24_1","unstructured":"OpenFlow. 2014. Retrieved from http:\/\/www.opennetworking.org\/sdn-resources\/onf-specifications\/openflow.  OpenFlow. 2014. Retrieved from http:\/\/www.opennetworking.org\/sdn-resources\/onf-specifications\/openflow."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/316188.316216"},{"key":"e_1_3_2_1_26_1","volume-title":"USENIX ATC'12 Proceedings of the 2012 USENIX conference on Annual Technical Conference, 9--9.","author":"Rizzo"},{"key":"e_1_3_2_1_27_1","volume-title":"INFOCOM2012 Proceedings IEEE, 2471--2479","author":"Rizzo L."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/NETSOFT.2016.7502464"},{"key":"e_1_3_2_1_29_1","unstructured":"Table ranking for OvS. 2016. Retrieved from http:\/\/openvswitch.org\/support\/ovscon2016\/8\/1400-gray.pdf.  Table ranking for OvS. 2016. Retrieved from http:\/\/openvswitch.org\/support\/ovscon2016\/8\/1400-gray.pdf."},{"key":"e_1_3_2_1_30_1","unstructured":"RFC2544. 1999. Retrieved from https:\/\/tools.ietf.org\/html\/rfc2544.  RFC2544. 1999. Retrieved from https:\/\/tools.ietf.org\/html\/rfc2544."},{"key":"e_1_3_2_1_31_1","volume-title":"Fast and Flexible: Parallel Packet Processing with GPUs and Click. In ANCS '13 Proceedings of the ninth ACM\/IEEE symposium on Architectures for networking and communications systems, 25--36","author":"Sun R."},{"key":"e_1_3_2_1_32_1","unstructured":"The Compute Architecture of Intel\u00ae Processor Graphics Gen9. 2015. Retrieved from https:\/\/software.intel.com\/sites\/default\/files\/managed\/c5\/9a\/The-Compute-Architecture-of-Intel-Processor-Graphics-Gen9-v1d0.pdf.  The Compute Architecture of Intel\u00ae Processor Graphics Gen9. 2015. Retrieved from https:\/\/software.intel.com\/sites\/default\/files\/managed\/c5\/9a\/The-Compute-Architecture-of-Intel-Processor-Graphics-Gen9-v1d0.pdf."},{"key":"e_1_3_2_1_33_1","volume-title":"NSDI '17 Proceedings of the 14th USENIX Symposium on Networked Systems Design and Implementation, 83--96","author":"Go MA"},{"key":"e_1_3_2_1_34_1","volume-title":"Information and Communication Technology Convergence (ICTC), 2015 International Conference, 99--104","author":"Lee H."}],"event":{"name":"SIGCOMM '17: ACM SIGCOMM 2017 Conference","location":"Los Angeles CA USA","acronym":"SIGCOMM '17","sponsor":["SIGCOMM ACM Special Interest Group on Data Communication"]},"container-title":["Proceedings of the Workshop on Kernel-Bypass Networks"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3098583.3098585","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3098583.3098585","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:48Z","timestamp":1750273488000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3098583.3098585"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8,9]]},"references-count":34,"alternative-id":["10.1145\/3098583.3098585","10.1145\/3098583"],"URL":"https:\/\/doi.org\/10.1145\/3098583.3098585","relation":{},"subject":[],"published":{"date-parts":[[2017,8,9]]},"assertion":[{"value":"2017-08-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}