{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T01:06:39Z","timestamp":1780707999148,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":48,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,5,7]],"date-time":"2017-05-07T00:00:00Z","timestamp":1494115200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,5,7]]},"DOI":"10.1145\/3102980.3102992","type":"proceedings-article","created":{"date-parts":[[2017,7,20]],"date-time":"2017-07-20T17:51:38Z","timestamp":1500573098000},"page":"69-75","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["OmniX"],"prefix":"10.1145","author":[{"given":"Mark","family":"Silberstein","sequence":"first","affiliation":[{"name":"Technion - Israel Institute of Technology, Haifa, Israel"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2017,5,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Cache Coherent Interconnect for Accelerators (CCIX). http:\/\/www.ccixconsortium.com\/.  Cache Coherent Interconnect for Accelerators (CCIX). http:\/\/www.ccixconsortium.com\/."},{"key":"e_1_3_2_1_2_1","unstructured":"DAX\n\n  \n  : Page cach bypass for filesystems on memory storage. https:\/\/lwn.net\/Articles\/618064\/.  DAX: Page cach bypass for filesystems on memory storage. https:\/\/lwn.net\/Articles\/618064\/."},{"key":"e_1_3_2_1_3_1","unstructured":"Flashtec NVRAM Drives. http:\/\/www.microsemi.com\/products\/storage\/flashtecnvram-drives\/flashtec-nvram-drives.  Flashtec NVRAM Drives. http:\/\/www.microsemi.com\/products\/storage\/flashtecnvram-drives\/flashtec-nvram-drives."},{"key":"e_1_3_2_1_4_1","unstructured":"Gen-Z. http:\/\/genzconsortium.org\/.  Gen-Z. http:\/\/genzconsortium.org\/."},{"key":"e_1_3_2_1_5_1","unstructured":"GPUDirectRDMA technology. http:\/\/docs.nvidia.com\/cuda\/gpudirect-rdma\/index.html.  GPUDirectRDMA technology. http:\/\/docs.nvidia.com\/cuda\/gpudirect-rdma\/index.html."},{"key":"e_1_3_2_1_6_1","unstructured":"Interconnect Your Future with Mellanox 100Gb EDR Interconnects and CAPI. https:\/\/openpowerfoundation.org\/blogs\/interconnect-your-future-mellanox-100gb-edr-capi-infiniband-and-interconnects\/.  Interconnect Your Future with Mellanox 100Gb EDR Interconnects and CAPI. https:\/\/openpowerfoundation.org\/blogs\/interconnect-your-future-mellanox-100gb-edr-capi-infiniband-and-interconnects\/."},{"key":"e_1_3_2_1_7_1","unstructured":"MVAPICH2: High Performance MPI over InfiniBand iWARP and RoCE. http:\/\/mvapich.cse.ohio-state.edu.  MVAPICH2: High Performance MPI over InfiniBand iWARP and RoCE. http:\/\/mvapich.cse.ohio-state.edu."},{"key":"e_1_3_2_1_8_1","unstructured":"NVIDIA GRID Virtual GPU Technology. http:\/\/www.nvidia.com\/object\/grid-technology.html.  NVIDIA GRID Virtual GPU Technology. http:\/\/www.nvidia.com\/object\/grid-technology.html."},{"key":"e_1_3_2_1_9_1","unstructured":"NVIDIA TESLA P100. https:\/\/www.nvidia.com\/object\/tesla-p100.html.  NVIDIA TESLA P100. https:\/\/www.nvidia.com\/object\/tesla-p100.html."},{"key":"e_1_3_2_1_10_1","unstructured":"OpenCAPI. http:\/\/opencapi.org\/.  OpenCAPI. http:\/\/opencapi.org\/."},{"key":"e_1_3_2_1_11_1","unstructured":"A Year Without A Byte. https:\/\/code.flickr.net\/2017\/01\/05\/a-year-without-a-byte\/. Accessed: 2017-01-25.  A Year Without A Byte. https:\/\/code.flickr.net\/2017\/01\/05\/a-year-without-a-byte\/. Accessed: 2017-01-25."},{"key":"e_1_3_2_1_12_1","unstructured":"AWS announces seven new compute services Nov 2016. http:\/\/www.businesswire.com\/news\/home\/20161130006132\/en\/.  AWS announces seven new compute services Nov 2016. http:\/\/www.businesswire.com\/news\/home\/20161130006132\/en\/."},{"key":"e_1_3_2_1_13_1","unstructured":"CUDA C Programming guide 2016. Nvidia.  CUDA C Programming guide 2016. Nvidia."},{"key":"e_1_3_2_1_14_1","unstructured":"Mellanox Innova SmartNIC Jun 2016. http:\/\/www.businesswire.com\/news\/home\/20160615005424\/en\/.  Mellanox Innova SmartNIC Jun 2016. http:\/\/www.businesswire.com\/news\/home\/20160615005424\/en\/."},{"key":"e_1_3_2_1_15_1","unstructured":"Netronome Brings Efficient Hardware-Accelerated OpenStack Networking to a Wide Range of Cloud Applications. April 2016.  Netronome Brings Efficient Hardware-Accelerated OpenStack Networking to a Wide Range of Cloud Applications. April 2016."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.55"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629579"},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the Seventeenth USENIX Annual Technical Conference, USENIX ATC '17","author":"Bergman S."},{"key":"e_1_3_2_1_19_1","unstructured":"P. Boudier and G. Sellers. Memory system on APUs. AMD fusion developer summit 2011.  P. Boudier and G. Sellers. Memory system on APUs. AMD fusion developer summit 2011."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2931088.2931091"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463676.2465295"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224076"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.56"},{"key":"e_1_3_2_1_24_1","unstructured":"K. Group. OpenCL - the open standard for parallel programming of heterogeneous systems. http:\/\/www.khronos.org\/opencl.  K. Group. OpenCL - the open standard for parallel programming of heterogeneous systems. http:\/\/www.khronos.org\/opencl."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001154"},{"key":"e_1_3_2_1_26_1","unstructured":"S. Junkins. The Compute Architecture of Intel\u00ae Processor Graphics Gen9. Intel whitepaper v1 2014.  S. Junkins. The Compute Architecture of Intel\u00ae Processor Graphics Gen9. Intel whitepaper v1 2014."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872367"},{"key":"e_1_3_2_1_29_1","first-page":"201","volume-title":"Proceedings of the 11th USENIX Conference on Operating Systems Design and Implementation, OSDI14","author":"Kim S.","year":"2014"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451167"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/363347.363368"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629597"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541965"},{"issue":"4","key":"e_1_3_2_1_34_1","first-page":"11","volume":"33","author":"Peter S.","year":"2016","journal-title":"Arrakis: The operating system is the control plane. ACM Transactions on Computer Systems (TOCS)"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.42"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2013.7478286"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2043556.2043579"},{"key":"e_1_3_2_1_38_1","first-page":"671","volume-title":"12th USENIX Symposium on Operating Systems Design and Implementation (OSDI 16)","author":"Schatzberg D.","year":"2016"},{"key":"e_1_3_2_1_39_1","unstructured":"Semiconductor Industry Association. 2015 International Technology Roadmap for Semiconductors (ITRS) 2015.  Semiconductor Industry Association. 2015 International Technology Roadmap for Semiconductors (ITRS) 2015."},{"key":"e_1_3_2_1_40_1","first-page":"67","volume-title":"Willow: A User-Programmable SSD. In 11th USENIX Symposium on Operating Systems Design and Implementation (OSDI 14)","author":"Seshadri S.","year":"2014"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001200"},{"key":"e_1_3_2_1_42_1","unstructured":"G. Shainer. Offloading vs. Onloading: The Case of CPU Utilization. https:\/\/www.hpcwire.com\/2016\/0618\/offloading-vs-onloading-case-cpu-utilization\/. Accessed: 2017-01-25.  G. Shainer. Offloading vs. Onloading: The Case of CPU Utilization. https:\/\/www.hpcwire.com\/2016\/0618\/offloading-vs-onloading-case-cpu-utilization\/. Accessed: 2017-01-25."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451169"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001143"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"crossref","unstructured":"G. Venkatesh J. Sampson N. Goulding S. Garcia V. Bryksin J. Lugo-Martinez S. Swanson and M. B. Taylor. Conservation Cores: Reducing the Energy of Mature Computations. pages 205--218 2010.  G. Venkatesh J. Sampson N. Goulding S. Garcia V. Bryksin J. Lugo-Martinez S. Swanson and M. B. Taylor. Conservation Cores: Reducing the Energy of Mature Computations. pages 205--218 2010.","DOI":"10.1145\/1735971.1736044"},{"key":"e_1_3_2_1_47_1","volume-title":"Proceedings of the 2017 Workshop on Multi-core and Rack-scale Systems, MARS'17","author":"Watad A.","year":"2017"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346304"}],"event":{"name":"HotOS '17: Workshop on Hot Topics in Operating Systems","location":"Whistler BC Canada","acronym":"HotOS '17","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems"]},"container-title":["Proceedings of the 16th Workshop on Hot Topics in Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3102980.3102992","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3102980.3102992","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:37:06Z","timestamp":1750217826000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3102980.3102992"}},"subtitle":["an accelerator-centric OS for omni-programmable systems"],"short-title":[],"issued":{"date-parts":[[2017,5,7]]},"references-count":48,"alternative-id":["10.1145\/3102980.3102992","10.1145\/3102980"],"URL":"https:\/\/doi.org\/10.1145\/3102980.3102992","relation":{},"subject":[],"published":{"date-parts":[[2017,5,7]]},"assertion":[{"value":"2017-05-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}