{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:16:13Z","timestamp":1767183373123,"version":"3.41.0"},"reference-count":34,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2017,12,6]],"date-time":"2017-12-06T00:00:00Z","timestamp":1512518400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CNS-0953468 and CNS-1527829"],"award-info":[{"award-number":["CNS-0953468 and CNS-1527829"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2018,1,31]]},"abstract":"<jats:p>\n            Physically Unclonable Functions (PUFs) have proved to be an effective and low-cost measure against counterfeiting by providing device authentication and secure key storage services. Memory-based PUF implementations are an attractive option due to the ubiquitous nature of memory in electronic devices and the requirement of minimal (or no) additional circuitry. Dynamic Random Access Memory-- (DRAM) based PUFs are particularly advantageous due to their large address space and multiple controllable parameters during response generation. However, prior works on DRAM PUFs use a static response-generation mechanism making them vulnerable to security attacks. Further, they result in slow device authentication, are not applicable to commercial off-the-shelf devices, or require DRAM power cycling prior to authentication. In this article, we propose D-PUF, an\n            <jats:italic>intrinsically reconfigurable<\/jats:italic>\n            DRAM PUF based on the idea of DRAM refresh pausing. A key feature of the proposed DRAM PUF is\n            <jats:italic>reconfigurability<\/jats:italic>\n            , that is, by varying the DRAM refresh-pause interval, the challenge-response behavior of the PUF can be altered, making it robust to various attacks. The article is broadly divided into two parts. In the first part, we demonstrate the use of D-PUF in performing device authentication through a secure, low-overhead methodology. In the second part, we show the generation of true random numbers using D-PUF. The design is implemented and validated using an Altera Stratix IV GX FPGA-based Terasic TR4-230 development board and several off-the-shelf 1GB DDR3 DRAM modules. Our experimental results demonstrate a 4.3\u00d7-6.4\u00d7 reduction in authentication time compared to prior work. Using controlled temperature and accelerated aging tests, we also demonstrate the robustness of our authentication mechanism to temperature variations and aging effects. Finally, the ability of the design to generate random numbers is verified using the NIST Statistical Test Suite.\n          <\/jats:p>","DOI":"10.1145\/3105915","type":"journal-article","created":{"date-parts":[[2017,12,6]],"date-time":"2017-12-06T21:23:15Z","timestamp":1512595395000},"page":"1-31","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":32,"title":["D-PUF"],"prefix":"10.1145","volume":"17","author":[{"given":"Soubhagya","family":"Sutar","sequence":"first","affiliation":[{"name":"Purdue University"}]},{"given":"Arnab","family":"Raha","sequence":"additional","affiliation":[{"name":"Purdue University"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3061-8269","authenticated-orcid":false,"given":"Devadatta","family":"Kulkarni","sequence":"additional","affiliation":[{"name":"Tata Consultancy Services"}]},{"given":"Rajeev","family":"Shorey","sequence":"additional","affiliation":[{"name":"Tata Consultancy Services"}]},{"given":"Jeffrey","family":"Tew","sequence":"additional","affiliation":[{"name":"Tata Consultancy Services"}]},{"given":"Vijay","family":"Raghunathan","sequence":"additional","affiliation":[{"name":"Purdue University"}]}],"member":"320","published-online":{"date-parts":[[2017,12,6]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Altera. 2015. Nios II Processor. Retrieved from https:\/\/www.altera.com\/products\/processors\/overview.html.  Altera. 2015. Nios II Processor. Retrieved from https:\/\/www.altera.com\/products\/processors\/overview.html."},{"key":"e_1_2_1_2_1","doi-asserted-by":"crossref","unstructured":"L. E. Bassham III A. L. Rukhin J. Soto J. R. Nechvatal M. E. Smid E. B. Barker S. D. Leigh M. Levenson M. Vangel D. L. Banks N. A. Heckert J. F. Dray and S. Vo. 2010. SP 800-22 Rev. 1a. A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications. NIST Technical Report.   L. E. Bassham III A. L. Rukhin J. Soto J. R. Nechvatal M. E. Smid E. B. Barker S. D. Leigh M. Levenson M. Vangel D. L. Banks N. A. Heckert J. F. Dray and S. Vo. 2010. SP 800-22 Rev. 1a. A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications. NIST Technical Report.","DOI":"10.6028\/NIST.SP.800-22r1a"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.844743"},{"volume-title":"International Conference on Computer-Aided Design (ICCAD\u201915)","author":"Che W.","key":"e_1_2_1_4_1","unstructured":"W. Che , F. Saqib , and J. Plusquellic . 2015. PUF-based authentication . In International Conference on Computer-Aided Design (ICCAD\u201915) . IEEE Press, Piscataway, NJ, 337--344. W. Che, F. Saqib, and J. Plusquellic. 2015. PUF-based authentication. In International Conference on Computer-Aided Design (ICCAD\u201915). IEEE Press, Piscataway, NJ, 337--344."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2046582.2046594"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"volume-title":"Automation Test in Europe Conference Exhibition (DATE\u201915)","author":"Hashemian M. S.","key":"e_1_2_1_7_1","unstructured":"M. S. Hashemian , B. Singh , F. Wolff , D. Weyer , S. Clay , and C. Papachristou . 2015. A robust authentication methodology using physically unclonable functions in DRAM arrays. In Design , Automation Test in Europe Conference Exhibition (DATE\u201915) . 647--652. M. S. Hashemian, B. Singh, F. Wolff, D. Weyer, S. Clay, and C. Papachristou. 2015. A robust authentication methodology using physically unclonable functions in DRAM arrays. In Design, Automation Test in Europe Conference Exhibition (DATE\u201915). 647--652."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2320516"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"volume-title":"Asia and South Pacific Design Automation Conference (ASP-DAC\u201916)","author":"Jayakumar H.","key":"e_1_2_1_10_1","unstructured":"H. Jayakumar , A. Raha , Y. Kim , S. Sutar , W. S. Lee , and V. Raghunathan . 2016. Energy-efficient system design for IoT devices . In Asia and South Pacific Design Automation Conference (ASP-DAC\u201916) . 298--301. H. Jayakumar, A. Raha, Y. Kim, S. Sutar, W. S. Lee, and V. Raghunathan. 2016. Energy-efficient system design for IoT devices. In Asia and South Pacific Design Automation Conference (ASP-DAC\u201916). 298--301."},{"key":"e_1_2_1_11_1","unstructured":"JEDEC. 2016. Acceleration factor temperature. Retrieved from https:\/\/www.jedec.org\/standards-documents\/dictionary\/terms\/acceleration-factor-temperature.  JEDEC. 2016. Acceleration factor temperature. Retrieved from https:\/\/www.jedec.org\/standards-documents\/dictionary\/terms\/acceleration-factor-temperature."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1002\/qre.4680010104"},{"volume-title":"International Symposium on Circuits and Systems (ISCAS\u201914)","author":"Keller C.","key":"e_1_2_1_13_1","unstructured":"C. Keller , F. G\u00fcrkaynak , H. Kaeslin , and N. Felber . 2014. Dynamic memory-based physically unclonable function for the generation of unique identifiers and true random numbers . In International Symposium on Circuits and Systems (ISCAS\u201914) . 2740--2743. C. Keller, F. G\u00fcrkaynak, H. Kaeslin, and N. Felber. 2014. Dynamic memory-based physically unclonable function for the generation of unique identifiers and true random numbers. In International Symposium on Circuits and Systems (ISCAS\u201914). 2740--2743."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2160066"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-30921-2_9"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2009.5225058"},{"volume-title":"Extracting secret keys from integrated circuits. Master\u2019s thesis","author":"Lim D.","key":"e_1_2_1_17_1","unstructured":"D. Lim . 2004. Extracting secret keys from integrated circuits. Master\u2019s thesis , Massachusetts Institute of Technology . D. Lim. 2004. Extracting secret keys from integrated circuits. Master\u2019s thesis, Massachusetts Institute of Technology."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"key":"e_1_2_1_21_1","doi-asserted-by":"crossref","unstructured":"R. Pappu B. Recht J. Taylor and N. Gershenfeld. 2002. Physical one-way functions. Science 297 5589 (2002) 2026--2030. arXiv:http:\/\/science.sciencemag.org\/content\/297\/5589\/2026.full.pdf  R. Pappu B. Recht J. Taylor and N. Gershenfeld. 2002. Physical one-way functions. Science 297 5589 (2002) 2026--2030. arXiv:http:\/\/science.sciencemag.org\/content\/297\/5589\/2026.full.pdf","DOI":"10.1126\/science.1074376"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2006.1628506"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"volume-title":"International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES\u201915)","author":"Raha A.","key":"e_1_2_1_24_1","unstructured":"A. Raha , H. Jayakumar , S. Sutar , and V. Raghunathan . 2015. Quality-aware data allocation in approximate DRAM? In International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES\u201915) . 89--98. A. Raha, H. Jayakumar, S. Sutar, and V. Raghunathan. 2015. Quality-aware data allocation in approximate DRAM? In International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES\u201915). 89--98."},{"volume-title":"International Technical Digest on Electron Devices Meeting.","author":"Restle P. J.","key":"e_1_2_1_25_1","unstructured":"P. J. Restle , J. W. Park , and B. F. Lloyd . 1992. DRAM variable retention time . In International Technical Digest on Electron Devices Meeting. P. J. Restle, J. W. Park, and B. F. Lloyd. 1992. DRAM variable retention time. In International Technical Digest on Electron Devices Meeting."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1866307.1866335"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278484"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2968455.2968519"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742069"},{"volume-title":"International Symposium on Hardware Oriented Security and Trust (HOST\u201916)","author":"Tehranipoor F.","key":"e_1_2_1_30_1","unstructured":"F. Tehranipoor , W. Yan , and J. A. Chandy . 2016. Robust hardware true random number generators using DRAM remanence effects . In International Symposium on Hardware Oriented Security and Trust (HOST\u201916) . 79--84. F. Tehranipoor, W. Yan, and J. A. Chandy. 2016. Robust hardware true random number generators using DRAM remanence effects. In International Symposium on Hardware Oriented Security and Trust (HOST\u201916). 79--84."},{"key":"e_1_2_1_31_1","unstructured":"Terasic. 2015. TR4 FPGA Development Kit. Retrieved from http:\/\/www.terasic.com.tw\/cgi-bin\/page\/archive.pl?Language&equals;English&No&equals;&equals;&equals;683.  Terasic. 2015. TR4 FPGA Development Kit. Retrieved from http:\/\/www.terasic.com.tw\/cgi-bin\/page\/archive.pl?Language&equals;English&No&equals;&equals;&equals;683."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2012.12"},{"volume-title":"Conference on Cryptographic Hardware and Embedded Systems (CHES\u201916)","author":"Xiong W.","key":"e_1_2_1_33_1","unstructured":"W. Xiong , A. Schaller , N. Anagnostopoulos , M. U. Saleem , S. Gabmeyer , S. Katzenbeisser , and J. Szefer . 2016. Run-time accessible DRAM PUFs in commodity devices . In Conference on Cryptographic Hardware and Embedded Systems (CHES\u201916) . 432--453. W. Xiong, A. Schaller, N. Anagnostopoulos, M. U. Saleem, S. Gabmeyer, S. Katzenbeisser, and J. Szefer. 2016. Run-time accessible DRAM PUFs in commodity devices. In Conference on Cryptographic Hardware and Embedded Systems (CHES\u201916). 432--453."},{"volume-title":"International Electron Devices Meeting. 336--339","author":"Yaney D. S.","key":"e_1_2_1_34_1","unstructured":"D. S. Yaney , C. Y. Lu , R. A. Kohler , M. J. Kelly , and J. T. Nelson . 1987. A meta-stable leakage phenomenon in DRAM charge storage\u2014Variable hold time . In International Electron Devices Meeting. 336--339 . D. S. Yaney, C. Y. Lu, R. A. Kohler, M. J. Kelly, and J. T. Nelson. 1987. A meta-stable leakage phenomenon in DRAM charge storage\u2014Variable hold time. In International Electron Devices Meeting. 336--339."}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3105915","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3105915","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3105915","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:04Z","timestamp":1750217404000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3105915"}},"subtitle":["An Intrinsically Reconfigurable DRAM PUF for Device Authentication and Random Number Generation"],"short-title":[],"issued":{"date-parts":[[2017,12,6]]},"references-count":34,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2018,1,31]]}},"alternative-id":["10.1145\/3105915"],"URL":"https:\/\/doi.org\/10.1145\/3105915","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2017,12,6]]},"assertion":[{"value":"2016-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-12-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}