{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:08:06Z","timestamp":1750306086220,"version":"3.41.0"},"reference-count":40,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2017,8,30]],"date-time":"2017-08-30T00:00:00Z","timestamp":1504051200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2017,9,30]]},"abstract":"<jats:p>Requiring no functional simulation, trace-driven simulation has the potential of achieving faster simulation speeds than execution-driven simulation of multicore architectures. An efficient, on-the-fly, high-fidelity trace generation method for multithreaded applications is reported. The generated trace is encoded in an instruction-like binary format that can be directly \u201cinterpreted\u201d by a timing simulator to simulate a general load\/store or x8-like architecture. A complete tool suite that has been developed and used for evaluation of the proposed method showed that it produces smaller traces over existing trace compression methods while retaining good fidelity including all threading- and synchronization-related events.<\/jats:p>","DOI":"10.1145\/3106342","type":"journal-article","created":{"date-parts":[[2017,8,30]],"date-time":"2017-08-30T12:52:18Z","timestamp":1504097538000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Efficient Generation of Compact Execution Traces for Multicore Architectural Simulations"],"prefix":"10.1145","volume":"14","author":[{"given":"Ayman","family":"Hroub","sequence":"first","affiliation":[{"name":"King Fahd University of Petroleum and Minerals, Dhahran, Saudi Arabia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. E. S.","family":"Elrabaa","sequence":"additional","affiliation":[{"name":"King Fahd University of Petroleum and Minerals, Dhahran, Saudi Arabia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. F.","family":"Mudawar","sequence":"additional","affiliation":[{"name":"King Fahd University of Petroleum and Minerals, Dhahran, Saudi Arabia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Khayyat","sequence":"additional","affiliation":[{"name":"King Fahd University of Petroleum and Minerals, Dhahran, Saudi Arabia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,8,30]]},"reference":[{"key":"e_1_2_2_1_1","unstructured":"S. B. (Intel). 2012. Pin - A dynamic binary instrumentation tool. Retrieved from https:\/\/software.intel.com\/en-us\/articles\/pin-a-dynamic-binary-instrumentation-too  S. B. (Intel). 2012. Pin - A dynamic binary instrumentation tool. Retrieved from https:\/\/software.intel.com\/en-us\/articles\/pin-a-dynamic-binary-instrumentation-too"},{"key":"e_1_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1496909.1496921"},{"volume-title":"Proceedings of the 2006 IEEE International Symposium on Performance Analysis of Systems and Software.","author":"Barr K. C.","key":"e_1_2_2_3_1","unstructured":"K. C. Barr and K. Asanovic . 2006. Branch trace compression for snapshot-based simulation . In Proceedings of the 2006 IEEE International Symposium on Performance Analysis of Systems and Software. K. C. Barr and K. Asanovic. 2006. Branch trace compression for snapshot-based simulation. In Proceedings of the 2006 IEEE International Symposium on Performance Analysis of Systems and Software."},{"key":"e_1_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430560"},{"key":"e_1_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxr071"},{"key":"e_1_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.186"},{"volume-title":"Proceedings of the 2015 20th Asia and South Pacific Design Automation Conference (ASP-DAC'15)","author":"Butko A.","key":"e_1_2_2_7_1","unstructured":"A. Butko , R. Garibotti , L. Ost , V. Lapotre , A. Gamatie , and G. Sassatelli . 2015. A trace-driven approach for fast and accurate simulation of manycore architectures . In Proceedings of the 2015 20th Asia and South Pacific Design Automation Conference (ASP-DAC'15) . A. Butko, R. Garibotti, L. Ost, V. Lapotre, A. Gamatie, and G. Sassatelli. 2015. A trace-driven approach for fast and accurate simulation of manycore architectures. In Proceedings of the 2015 20th Asia and South Pacific Design Automation Conference (ASP-DAC'15)."},{"key":"e_1_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"e_1_2_2_9_1","first-page":"1055","article-title":"Efficient trace file compression design with locality and address difference","volume":"29","author":"Chen C.-W.","year":"2013","unstructured":"C.-W. Chen , C.-J. Ku , and T.-J. Liu . 2013 . Efficient trace file compression design with locality and address difference . J. Inf. Sci. Eng. 29 , 5, 1055 -- 1070 . C.-W. Chen, C.-J. Ku, and T.-J. Liu. 2013. Efficient trace file compression design with locality and address difference. J. Inf. Sci. Eng. 29, 5, 1055--1070.","journal-title":"J. Inf. Sci. Eng."},{"key":"e_1_2_2_10_1","unstructured":"J. Edler and M. D. Hill. 1998. Dinero IV Trace-Driven Uniprocessor Cache Simulator. Retrieved from http:\/\/www.cs.wisc.edu\/\u223cmarkhill\/DineroIV\/.  J. Edler and M. D. Hill. 1998. Dinero IV Trace-Driven Uniprocessor Cache Simulator. Retrieved from http:\/\/www.cs.wisc.edu\/\u223cmarkhill\/DineroIV\/."},{"key":"e_1_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/301453.301577"},{"key":"e_1_2_2_12_1","volume-title":"Proceedings of the Design, Automation 8 Test in Europe Conference 8 Exhibition","author":"Janapsatya A.","year":"2007","unstructured":"A. Janapsatya , A. Ignjatovic , and J. Henkel . 2007. Instruction trace compression for rapid instruction cache simulation . In Proceedings of the Design, Automation 8 Test in Europe Conference 8 Exhibition , 2007 (DATE'07). A. Janapsatya, A. Ignjatovic, and J. Henkel. 2007. Instruction trace compression for rapid instruction cache simulation. In Proceedings of the Design, Automation 8 Test in Europe Conference 8 Exhibition, 2007 (DATE'07)."},{"key":"e_1_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.908991"},{"volume-title":"Proceedings of the 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'14)","author":"Jun W.","key":"e_1_2_2_14_1","unstructured":"W. Jun , J. Beu , R. Bheda , T. Conte , D. Zhenjiang , and C. Kersey . 2014. Manifold: A parallel simulation framework for multicore systems . In Proceedings of the 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'14) . W. Jun, J. Beu, R. Bheda, T. Conte, D. Zhenjiang, and C. Kersey. 2014. Manifold: A parallel simulation framework for multicore systems. In Proceedings of the 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'14)."},{"key":"e_1_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/2015039.2015525"},{"key":"e_1_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356071"},{"key":"e_1_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2012.6189224"},{"key":"e_1_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.12"},{"key":"e_1_2_2_19_1","volume-title":"METRIC: Tracking down inefficiencies in the memory hierarchy via binary rewriting. Paper presented at the International Symposium on Code Generation and Optimization","author":"Marathe J.","year":"2003","unstructured":"J. Marathe , F. Mueller , T. Mohan , B. R. de Supinski , S. A. McKee , and A. Yoo . 2003 . METRIC: Tracking down inefficiencies in the memory hierarchy via binary rewriting. Paper presented at the International Symposium on Code Generation and Optimization , 2003 ( CGO\u2019 03). J. Marathe, F. Mueller, T. Mohan, B. R. de Supinski, S. A. McKee, and A. Yoo. 2003. METRIC: Tracking down inefficiencies in the memory hierarchy via binary rewriting. Paper presented at the International Symposium on Code Generation and Optimization, 2003 (CGO\u201903)."},{"key":"e_1_2_2_20_1","unstructured":"MediaBench. 1997. http:\/\/euler.slu.edu\/\u223cfritts\/mediabench\/.  MediaBench. 1997. http:\/\/euler.slu.edu\/\u223cfritts\/mediabench\/."},{"key":"e_1_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2003.7"},{"key":"e_1_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1189756.1189758"},{"volume-title":"Proceedings of the 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA'10)","author":"Miller J. E.","key":"e_1_2_2_23_1","unstructured":"J. E. Miller , H. Kasture , G. Kurian , C. Gruenwald , N. Beckmann , and C. Celio . 2010. Graphite: A distributed parallel simulator for multicores . In Proceedings of the 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA'10) . J. E. Miller, H. Kasture, G. Kurian, C. Gruenwald, N. Beckmann, and C. Celio. 2010. Graphite: A distributed parallel simulator for multicores. In Proceedings of the 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA'10)."},{"volume-title":"Proceedings of the 2015 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'15)","author":"Nilakantan S.","key":"e_1_2_2_24_1","unstructured":"S. Nilakantan , K. Sangaiah , A. More , G. Salvadory , B. Taskin , and M. Hempstead . 2015. Synchrotrace: Synchronization-aware architecture-agnostic traces for light-weight multicore simulation . In Proceedings of the 2015 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'15) . S. Nilakantan, K. Sangaiah, A. More, G. Salvadory, B. Taskin, and M. Hempstead. 2015. Synchrotrace: Synchronization-aware architecture-agnostic traces for light-weight multicore simulation. In Proceedings of the 2015 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'15)."},{"key":"e_1_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2008.09.001"},{"key":"e_1_2_2_26_1","unstructured":"PARSEC. 2007. from http:\/\/parsec.cs.princeton.edu\/.  PARSEC. 2007. from http:\/\/parsec.cs.princeton.edu\/."},{"key":"e_1_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772958"},{"key":"e_1_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2184760"},{"key":"e_1_2_2_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.466630"},{"key":"e_1_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/2015039.2015523"},{"key":"e_1_2_2_31_1","unstructured":"Searchable Linux Syscall Table for x86 and x86_64. https:\/\/filippo.io\/linux-syscall-table\/.  Searchable Linux Syscall Table for x86 and x86_64. https:\/\/filippo.io\/linux-syscall-table\/."},{"key":"e_1_2_2_32_1","unstructured":"Standard Performance Evaluation Corporation. 2000. https:\/\/www.spec.org\/cpu2000\/.  Standard Performance Evaluation Corporation. 2000. https:\/\/www.spec.org\/cpu2000\/."},{"key":"e_1_2_2_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815999"},{"key":"e_1_2_2_34_1","volume-title":"A Tool to Automatically Generate Lossless Trace Compressors","author":"Cgen","year":"2006","unstructured":"T Cgen 2.0 : A Tool to Automatically Generate Lossless Trace Compressors ( 2006 ). TCgen 2.0: A Tool to Automatically Generate Lossless Trace Compressors (2006)."},{"key":"e_1_2_2_35_1","unstructured":"Valgrind Instrumentation Framework. 2000. http:\/\/valgrind.org.  Valgrind Instrumentation Framework. 2000. http:\/\/valgrind.org."},{"key":"e_1_2_2_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_2_2_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/871656.859633"},{"key":"e_1_2_2_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168919.1168865"},{"volume-title":"Proceedings of the 2006 IEEE International Symposium on Workload Characterization.","author":"Yi J. J.","key":"e_1_2_2_39_1","unstructured":"J. J. Yi , R. Sendag , L. Eeckhout , A. Joshi , D. J. Lilja , and L. K. John . 2006. Evaluating benchmark subsetting approaches . In Proceedings of the 2006 IEEE International Symposium on Workload Characterization. J. J. Yi, R. Sendag, L. Eeckhout, A. Joshi, D. J. Lilja, and L. K. John. 2006. Evaluating benchmark subsetting approaches. In Proceedings of the 2006 IEEE International Symposium on Workload Characterization."},{"key":"e_1_2_2_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1089008.1089012"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3106342","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3106342","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:17Z","timestamp":1750217417000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3106342"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8,30]]},"references-count":40,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2017,9,30]]}},"alternative-id":["10.1145\/3106342"],"URL":"https:\/\/doi.org\/10.1145\/3106342","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2017,8,30]]},"assertion":[{"value":"2016-10-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-05-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-08-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}