{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:08:13Z","timestamp":1750306093501,"version":"3.41.0"},"reference-count":120,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2017,8,25]],"date-time":"2017-08-25T00:00:00Z","timestamp":1503619200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Comput. Surv."],"published-print":{"date-parts":[[2018,7,31]]},"abstract":"<jats:p>During a processor development cycle, post-silicon validation is performed on the first fabricated chip to detect and fix design errors. Design errors occur due to functional issues when a unit in a design does not meet its specification. The chances of occurrence of such errors are high when new features are added in a processor. Thus, in multicore architectures, with new features being added in core and uncore components, the task of verifying the functionality independently and in coordination with other units gains significance. Several new techniques are being proposed in the field of functional validation. In this article, we undertake a survey of these techniques to identify areas that need to be addressed for multicore designs. We start with an analysis of design errors in multicore architectures. We then survey different functional validation techniques based on hardware, software, and formal methods and propose a comprehensive taxonomy for each of these approaches. We also perform a critical analysis to identify gaps in existing research and propose new research directions for validation of multicore architectures.<\/jats:p>","DOI":"10.1145\/3107615","type":"journal-article","created":{"date-parts":[[2017,8,25]],"date-time":"2017-08-25T12:00:26Z","timestamp":1503662426000},"page":"1-30","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["A Survey on Post-Silicon Functional Validation for Multicore Architectures"],"prefix":"10.1145","volume":"50","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3914-7179","authenticated-orcid":false,"given":"Padma","family":"Jayaraman","sequence":"first","affiliation":[{"name":"Anna University, TamilNadu, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ranjani","family":"Parthasarathi","sequence":"additional","affiliation":[{"name":"Anna University, TamilNadu, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,8,25]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429506"},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the 8th IEEE\/ACM International Symposium on Networks-on-Chip (NoCS\u201914)","author":"Abdel-Khalek Rawan","year":"2014","unstructured":"Rawan Abdel-Khalek and Valeria Bertacco . 2014 . DiAMOND: Distributed alteration of messages for on-chip network debug . In Proceedings of the 8th IEEE\/ACM International Symposium on Networks-on-Chip (NoCS\u201914) . IEEE, 127--134. Rawan Abdel-Khalek and Valeria Bertacco. 2014. DiAMOND: Distributed alteration of messages for on-chip network debug. In Proceedings of the 8th IEEE\/ACM International Symposium on Networks-on-Chip (NoCS\u201914). IEEE, 127--134."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1277900"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024916"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024856"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2189394"},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the Haifa Verification Conference. Springer, 60--75","author":"Adir Allon","year":"2010","unstructured":"Allon Adir , Amir Nahir , Avi Ziv , Charles Meissner , and John Schumann . 2010 . Reaching coverage closure in post-silicon validation . In Proceedings of the Haifa Verification Conference. Springer, 60--75 . Allon Adir, Amir Nahir, Avi Ziv, Charles Meissner, and John Schumann. 2010. Reaching coverage closure in post-silicon validation. In Proceedings of the Haifa Verification Conference. Springer, 60--75."},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the 32nd Australasian Conference on Computer Science","volume":"91","author":"Aljasser Khalid","year":"2009","unstructured":"Khalid Aljasser and Peter Schachte . 2009 . ParaAJ: Toward reusable and maintainable aspect oriented programs . In Proceedings of the 32nd Australasian Conference on Computer Science , Vol. 91 . Australian Computer Society, Inc., 65--74. Khalid Aljasser and Peter Schachte. 2009. ParaAJ: Toward reusable and maintainable aspect oriented programs. In Proceedings of the 32nd Australasian Conference on Computer Science, Vol. 91. Australian Computer Society, Inc., 65--74."},{"key":"e_1_2_1_9_1","unstructured":"AMD. 2009. Revision Guide for AMD Athlon 64 and AMD Opteron Processors. Retrieved from http:\/\/support.amd.com\/TechDocs\/25759.pdf.  AMD. 2009. Revision Guide for AMD Athlon 64 and AMD Opteron Processors. Retrieved from http:\/\/support.amd.com\/TechDocs\/25759.pdf."},{"key":"e_1_2_1_10_1","unstructured":"AnandTech. 2008. AMD\u2019s B3 Stepping Phenom Previewed TLB Hardware Fix Tested. Retrieved from http:\/\/www.anandtech.com\/show\/2477\/2.  AnandTech. 2008. AMD\u2019s B3 Stepping Phenom Previewed TLB Hardware Fix Tested. Retrieved from http:\/\/www.anandtech.com\/show\/2477\/2."},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe. EDA Consortium, 225--230","author":"Anis Ehab","year":"2007","unstructured":"Ehab Anis and Nicola Nicolici . 2007 . Interactive presentation: Low cost debug architecture using lossy compression for silicon debug . In Proceedings of the Conference on Design, Automation and Test in Europe. EDA Consortium, 225--230 . Ehab Anis and Nicola Nicolici. 2007. Interactive presentation: Low cost debug architecture using lossy compression for silicon debug. In Proceedings of the Conference on Design, Automation and Test in Europe. EDA Consortium, 225--230."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1816024"},{"key":"e_1_2_1_13_1","first-page":"5","article-title":"DIVA: A dynamic approach to microprocessor verification","volume":"2","author":"Austin Todd M.","year":"2000","unstructured":"Todd M. Austin . 2000 . DIVA: A dynamic approach to microprocessor verification . J. Instr.-Level Parallel. 2 , 5 (May 2000), 1--26. Todd M. Austin. 2000. DIVA: A dynamic approach to microprocessor verification. J. Instr.-Level Parallel. 2, 5 (May 2000), 1--26.","journal-title":"J. Instr.-Level Parallel."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.163"},{"volume-title":"A Study on Performance Monitoring Counters in x86-architecture","author":"Bandyopadhyay Shibdas","key":"e_1_2_1_15_1","unstructured":"Shibdas Bandyopadhyay . 2004. A Study on Performance Monitoring Counters in x86-architecture . Indian Statistical Institute . Shibdas Bandyopadhyay. 2004. A Study on Performance Monitoring Counters in x86-architecture. Indian Statistical Institute."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2192457"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2013.13"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419885"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.30"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.934110"},{"key":"e_1_2_1_21_1","volume-title":"Peter van Den Eijnden, and Frans de Jong","author":"Bleeker Harry","year":"2011","unstructured":"Harry Bleeker , Peter van Den Eijnden, and Frans de Jong . 2011 . Boundary-scan Test : A Practical Approach. Springer Science 8 Business Media. Harry Bleeker, Peter van Den Eijnden, and Frans de Jong. 2011. Boundary-scan Test: A Practical Approach. Springer Science 8 Business Media."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2007.4392804"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1177\/109434200001400303"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0292-0_1"},{"key":"e_1_2_1_26_1","unstructured":"Ajay Chandramouly Ravindra Narkhede Vijay Mungara Guillermo Rueda and Asoka Diggs. 2013. Reducing Client Incidents Through Big Data Predictive Analytics. Intel WhitePaper. Retrieved from http:\/\/www.intel.in\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/reducing-client-incidents-through-big-data-predictive-analytics.pdf.  Ajay Chandramouly Ravindra Narkhede Vijay Mungara Guillermo Rueda and Asoka Diggs. 2013. Reducing Client Incidents Through Big Data Predictive Analytics. Intel WhitePaper. Retrieved from http:\/\/www.intel.in\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/reducing-client-incidents-through-big-data-predictive-analytics.pdf."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893650"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775973"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/5397.5399"},{"key":"e_1_2_1_30_1","unstructured":"Edmund M. Clarke Orna Grumberg and Doron Peled. 2000. Model Checking. MIT Press.  Edmund M. Clarke Orna Grumberg and Doron Peled. 2000. Model Checking. MIT Press."},{"key":"e_1_2_1_31_1","first-page":"4","article-title":"Inside the Pentium-FDIV Bug","volume":"20","author":"Coe Tim","year":"1995","unstructured":"Tim Coe . 1995 . Inside the Pentium-FDIV Bug . Dr. Dobbs J. 20 , 4 (Apr. 1995), 129. Tim Coe. 1995. Inside the Pentium-FDIV Bug. Dr. Dobbs J. 20, 4 (Apr. 1995), 129.","journal-title":"Dr. Dobbs J."},{"key":"e_1_2_1_32_1","volume-title":"Industry Report from Collett International Research","author":"Collett R.","year":"2004","unstructured":"R. Collett . 2004. IC\/ ASIC Functional Verification Study . Industry Report from Collett International Research ( 2004 ), 34. R. Collett. 2004. IC\/ASIC Functional Verification Study. Industry Report from Collett International Research (2004), 34."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.34"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31424-7_37"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024821"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2007.19"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751884"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.112"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798278"},{"key":"e_1_2_1_40_1","first-page":"1","article-title":"Lessons learned from the 80-core tera-scale research processor","volume":"13","author":"Dighe Saurabh","year":"2009","unstructured":"Saurabh Dighe , Sriram Vangal , Nitin Borkar , and Shekhar Borkar . 2009 . Lessons learned from the 80-core tera-scale research processor . Intel Technol. J. 13 , 4 (2009), 1 -- 15 . Saurabh Dighe, Sriram Vangal, Nitin Borkar, and Shekhar Borkar. 2009. Lessons learned from the 80-core tera-scale research processor. Intel Technol. J. 13, 4 (2009), 1--15.","journal-title":"Intel Technol. J."},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080550"},{"key":"e_1_2_1_42_1","volume-title":"Proceedings of the International Conference on Linux Clusters: The HPC Revolution. 25--27","author":"Dongarra Jack","year":"2001","unstructured":"Jack Dongarra , Kevin London , Shirley Moore , Phil Mucci , and Dan Terpstra . 2001 . Using PAPI for hardware performance monitoring on Linux systems . In Proceedings of the International Conference on Linux Clusters: The HPC Revolution. 25--27 . Jack Dongarra, Kevin London, Shirley Moore, Phil Mucci, and Dan Terpstra. 2001. Using PAPI for hardware performance monitoring on Linux systems. In Proceedings of the International Conference on Linux Clusters: The HPC Revolution. 25--27."},{"key":"e_1_2_1_43_1","unstructured":"ExtremeTech. 2016. Skylake bug causes Intel chips to freeze under \u2018complex workloads\u2019. Retrieved from https:\/\/www.extremetech.com\/computing\/220953-skylake-bug-causes-intel-chips-to-freeze-in-complex-workloads.  ExtremeTech. 2016. Skylake bug causes Intel chips to freeze under \u2018complex workloads\u2019. Retrieved from https:\/\/www.extremetech.com\/computing\/220953-skylake-bug-causes-intel-chips-to-freeze-in-complex-workloads."},{"key":"e_1_2_1_44_1","unstructured":"Moty Fania Parviz Peiravi Ajay Chandramouly and Chandhu Yalla. 2013. Predictive Analytics and Interactive Queries on Big Data. Intel. Retrieved from https:\/\/software.intel.com\/sites\/default\/files\/article\/486302\/ra-predictive-analytics-and-interactive-queries-on-big-data.pdf.  Moty Fania Parviz Peiravi Ajay Chandramouly and Chandhu Yalla. 2013. Predictive Analytics and Interactive Queries on Big Data. Intel. Retrieved from https:\/\/software.intel.com\/sites\/default\/files\/article\/486302\/ra-predictive-analytics-and-interactive-queries-on-big-data.pdf."},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744921"},{"key":"e_1_2_1_46_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. IEEE, 434--441","author":"Fournier Laurent","year":"1991","unstructured":"Laurent Fournier , Yaron Arbetman , and Moshe Levinger . 1991 . Functional verification methodology for microprocessors using the genesys test-program generator . In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. IEEE, 434--441 . Laurent Fournier, Yaron Arbetman, and Moshe Levinger. 1991. Functional verification methodology for microprocessors using the genesys test-program generator. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. IEEE, 434--441."},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699277"},{"volume-title":"Embedded System Design: Modeling, Synthesis and Verification","author":"Gajski Daniel D.","key":"e_1_2_1_48_1","unstructured":"Daniel D. Gajski , Samar Abdi , Andreas Gerstlauer , and Gunar Schirner . 2009. Embedded System Design: Modeling, Synthesis and Verification . Springer Science 8 Business Media. Daniel D. Gajski, Samar Abdi, Andreas Gerstlauer, and Gunar Schirner. 2009. Embedded System Design: Modeling, Synthesis and Verification. Springer Science 8 Business Media."},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771800"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187568"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000866"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2166416"},{"key":"e_1_2_1_53_1","unstructured":"Satish Kumar Grandhi. 2006. Post-silicon Validation of RAS Features for Next Generation Processors. Master\u2019s Thesis. NITK India.  Satish Kumar Grandhi. 2006. Post-silicon Validation of RAS Features for Next Generation Processors. Master\u2019s Thesis. NITK India."},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2288688"},{"key":"e_1_2_1_55_1","volume-title":"Proceedings of the Design, Automation 8 Test in Europe Conference 8 Exhibition (DATE\u201911)","author":"Guo Qi","year":"2011","unstructured":"Qi Guo , Tianshi Chen , Haihua Shen , Yunji Chen , Yue Wu , and Weiwu Hu . 2011 . Empirical design bugs prediction for verification . In Proceedings of the Design, Automation 8 Test in Europe Conference 8 Exhibition (DATE\u201911) . IEEE, 1--6. Qi Guo, Tianshi Chen, Haihua Shen, Yunji Chen, Yue Wu, and Weiwu Hu. 2011. Empirical design bugs prediction for verification. In Proceedings of the Design, Automation 8 Test in Europe Conference 8 Exhibition (DATE\u201911). IEEE, 1--6."},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207790"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2009.4813801"},{"volume-title":"Proceedings of the Design and Verification Conference.","author":"Ho C. Richard","key":"e_1_2_1_58_1","unstructured":"C. Richard Ho , Michael Theobald , Brannon Batson , J. Grossman , Stanley C. Wang , Joseph Gagliardo , Martin M. Deneroff , Ron O. Dror , and David E. Shaw . 2009. Post-silicon debug using formal verification waypoints . In Proceedings of the Design and Verification Conference. C. Richard Ho, Michael Theobald, Brannon Batson, J. Grossman, Stanley C. Wang, Joseph Gagliardo, Martin M. Deneroff, Ron O. Dror, and David E. Shaw. 2009. Post-silicon debug using formal verification waypoints. In Proceedings of the Design and Verification Conference."},{"key":"e_1_2_1_59_1","unstructured":"Intel. 2015a. Intel Xeon Processor E5 v2 Product Family Specification Update. Retrieved from http:\/\/www.intel.in\/content\/dam\/www\/public\/us\/en\/documents\/specification-updates\/xeon-e5-v2-spec-update.pdf.  Intel. 2015a. Intel Xeon Processor E5 v2 Product Family Specification Update. Retrieved from http:\/\/www.intel.in\/content\/dam\/www\/public\/us\/en\/documents\/specification-updates\/xeon-e5-v2-spec-update.pdf."},{"key":"e_1_2_1_60_1","unstructured":"Intel. 2015b. Intel Xeon Phi Coprocessor x100 Product Family Specification Update. Retrieved from http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/specification-updates\/xeon-phi-coprocessor-specification-update.pdf.  Intel. 2015b. Intel Xeon Phi Coprocessor x100 Product Family Specification Update. Retrieved from http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/specification-updates\/xeon-phi-coprocessor-specification-update.pdf."},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/2501654.2501662"},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1991.208138"},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/307988.307989"},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/503271.503260"},{"key":"e_1_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009158"},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.68"},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2334301"},{"key":"e_1_2_1_69_1","volume-title":"Proceedings of the Haifa Verification Conference. Springer","author":"Ludden John M.","year":"2010","unstructured":"John M. Ludden , Michal Rimon , Bryan G. Hickerson , and Allon Adir . 2010 . Advances in simultaneous multithreading testcase generation methods . In Proceedings of the Haifa Verification Conference. Springer , Berlin, 146--160. John M. Ludden, Michal Rimon, Bryan G. Hickerson, and Allon Adir. 2010. Advances in simultaneous multithreading testcase generation methods. In Proceedings of the Haifa Verification Conference. Springer, Berlin, 146--160."},{"key":"e_1_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.4288106"},{"key":"e_1_2_1_71_1","volume-title":"Proceedings of the Design Automation Conference, Proceedings. IEEE, 644--649","author":"Malka Yossi","year":"1998","unstructured":"Yossi Malka and Avi Ziv . 1998 . Design reliability-estimation through statistical analysis of bug discovery data . In Proceedings of the Design Automation Conference, Proceedings. IEEE, 644--649 . Yossi Malka and Avi Ziv. 1998. Design reliability-estimation through statistical analysis of bug discovery data. In Proceedings of the Design Automation Conference, Proceedings. IEEE, 644--649."},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2012.12"},{"key":"e_1_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2402171"},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/196244.196392"},{"volume-title":"Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201907)","author":"Meixner Albert","key":"e_1_2_1_75_1","unstructured":"Albert Meixner , Michael E. Bauer , and Daniel J. Sorin . 2007. Argus: Low-cost, comprehensive error detection in simple cores . In Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201907) . IEEE, 210--222. Albert Meixner, Michael E. Bauer, and Daniel J. Sorin. 2007. Argus: Low-cost, comprehensive error detection in simple cores. In Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201907). IEEE, 210--222."},{"key":"e_1_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70243"},{"key":"e_1_2_1_77_1","volume-title":"ABC: A System for Sequential Synthesis and Verification","author":"Mishchenko A.","year":"2012","unstructured":"A. Mishchenko . 2012 . ABC: A System for Sequential Synthesis and Verification . Berkeley Logic Synthesis and Verification Group . Retrieved from http:\/\/www.eecs.berkeley.edu\/&sim;alanmi\/abc\/. A. Mishchenko. 2012. ABC: A System for Sequential Synthesis and Verification. Berkeley Logic Synthesis and Verification Group. Retrieved from http:\/\/www.eecs.berkeley.edu\/&sim;alanmi\/abc\/."},{"key":"e_1_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268846"},{"key":"e_1_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.162"},{"volume-title":"Functional Verification of Programmable Embedded Architectures: A Top-down Approach","author":"Mishra Prabhat","key":"e_1_2_1_80_1","unstructured":"Prabhat Mishra and Nikil Dutt . 2005b. Functional Verification of Programmable Embedded Architectures: A Top-down Approach . Springer Science 8 Business Media. Prabhat Mishra and Nikil Dutt. 2005b. Functional Verification of Programmable Embedded Architectures: A Top-down Approach. Springer Science 8 Business Media."},{"key":"e_1_2_1_81_1","volume-title":"IBM POWER5 Processor-Based Servers: A Highly Available Design for Business-Critical Applications. IBM White Paper (Oct","author":"Mitchell Jim","year":"2005","unstructured":"Jim Mitchell , Daniel Henderson , and George Ahrens . 2005. IBM POWER5 Processor-Based Servers: A Highly Available Design for Business-Critical Applications. IBM White Paper (Oct 2005 ). Jim Mitchell, Daniel Henderson, and George Ahrens. 2005. IBM POWER5 Processor-Based Servers: A Highly Available Design for Business-Critical Applications. IBM White Paper (Oct 2005)."},{"key":"e_1_2_1_82_1","volume-title":"Debugging Machine Check Exceptions on Embedded IA Platforms. Intel White Paper-July","author":"Montgomery Ashley","year":"2010","unstructured":"Ashley Montgomery and Tian Tian . 2010. Debugging Machine Check Exceptions on Embedded IA Platforms. Intel White Paper-July 2010 . Ashley Montgomery and Tian Tian. 2010. Debugging Machine Check Exceptions on Embedded IA Platforms. Intel White Paper-July 2010."},{"key":"e_1_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.713311"},{"key":"e_1_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593183"},{"key":"e_1_2_1_85_1","first-page":"6","article-title":"The challenges of multi-core processor","volume":"2","author":"Nanehkaran Yaser Ahangari","year":"2013","unstructured":"Yaser Ahangari Nanehkaran and Sajjad Bagheri Baba Ahmadi . 2013 . The challenges of multi-core processor . Int. J. Adv. Res. Technol. 2 , 6 (Jun 2013), 36--39. Yaser Ahangari Nanehkaran and Sajjad Bagheri Baba Ahmadi. 2013. The challenges of multi-core processor. Int. J. Adv. Res. Technol. 2, 6 (Jun 2013), 36--39.","journal-title":"Int. J. Adv. Res. Technol."},{"key":"e_1_2_1_86_1","volume-title":"Proceedings of the International Conference on Computer Design (ICCD\u201906)","author":"Narayanasamy Satish","year":"2007","unstructured":"Satish Narayanasamy , Bruce Carneal , and Brad Calder . 2007 . Patching processor design errors . In Proceedings of the International Conference on Computer Design (ICCD\u201906) . IEEE, 491--498. Satish Narayanasamy, Bruce Carneal, and Brad Calder. 2007. Patching processor design errors. In Proceedings of the International Conference on Computer Design (ICCD\u201906). IEEE, 491--498."},{"key":"e_1_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.5120\/ijais14-451252"},{"key":"e_1_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839486"},{"key":"e_1_2_1_89_1","unstructured":"PCWorld. 2014. Intel finds specialized TSX enterprise bug on Haswell Broadwell CPUs. Retrieved from http:\/\/www.pcworld.com\/article\/2464880\/intel-finds-specialized-tsx-enterprise-bug-on-haswell-broadwell-cpus.html.  PCWorld. 2014. Intel finds specialized TSX enterprise bug on Haswell Broadwell CPUs. Retrieved from http:\/\/www.pcworld.com\/article\/2464880\/intel-finds-specialized-tsx-enterprise-bug-on-haswell-broadwell-cpus.html."},{"key":"e_1_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0263-4_2"},{"volume-title":"Functional Verification Coverage Measurement and Analysis","author":"Piziali Andrew","key":"e_1_2_1_91_1","unstructured":"Andrew Piziali . 2007. Functional Verification Coverage Measurement and Analysis . Springer Science 8 Business Media. Andrew Piziali. 2007. Functional Verification Coverage Measurement and Analysis. Springer Science 8 Business Media."},{"key":"e_1_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.5"},{"volume-title":"Scalable Techniques for Formal Verification","author":"Ray Sandip","key":"e_1_2_1_93_1","unstructured":"Sandip Ray . 2010. Scalable Techniques for Formal Verification . Springer Science 8 Business Media. Sandip Ray. 2010. Scalable Techniques for Formal Verification. Springer Science 8 Business Media."},{"key":"e_1_2_1_94_1","volume-title":"El Mostapha Aboulhamid, and Andr\u00e9 Baron","author":"Regimbal S\u00e9bastien","year":"2003","unstructured":"S\u00e9bastien Regimbal , Jean-Fran\u00e7ois Lemire , Yvon Savaria , Guy Bois , El Mostapha Aboulhamid, and Andr\u00e9 Baron . 2003 . Aspect partitioning for hardware verification reuse. In System-on-Chip for Real-Time Applications. Springer , 51--60. S\u00e9bastien Regimbal, Jean-Fran\u00e7ois Lemire, Yvon Savaria, Guy Bois, El Mostapha Aboulhamid, and Andr\u00e9 Baron. 2003. Aspect partitioning for hardware verification reuse. In System-on-Chip for Real-Time Applications. Springer, 51--60."},{"key":"e_1_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.148"},{"key":"e_1_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.19"},{"key":"e_1_2_1_97_1","volume-title":"Proceedings of the International Symposium on Industrial Embedded Systems. IEEE, 245--248","author":"Schlich Bastian","year":"2008","unstructured":"Bastian Schlich , Thomas Reinbacher , Michael Kramer , and Martin Horauer . 2008 . Challenges in embedded model checkinga simulator for the [mc] square model checker . In Proceedings of the International Symposium on Industrial Embedded Systems. IEEE, 245--248 . Bastian Schlich, Thomas Reinbacher, Michael Kramer, and Martin Horauer. 2008. Challenges in embedded model checkinga simulator for the [mc] square model checker. In Proceedings of the International Symposium on Industrial Embedded Systems. IEEE, 245--248."},{"volume-title":"Proceedings of the 1st MEDIAN Workshop. 71--75","author":"Skitsas Michael A.","key":"e_1_2_1_98_1","unstructured":"Michael A. Skitsas , Chrysostomos A. Nicopoulos , and Maria K. Michael . 2012. Toward selective software-based self-testing in multi-core microprocessors . In Proceedings of the 1st MEDIAN Workshop. 71--75 . Michael A. Skitsas, Chrysostomos A. Nicopoulos, and Maria K. Michael. 2012. Toward selective software-based self-testing in multi-core microprocessors. In Proceedings of the 1st MEDIAN Workshop. 71--75."},{"volume-title":"Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT\u201913)","author":"Skitsas Michael A.","key":"e_1_2_1_99_1","unstructured":"Michael A. Skitsas , Chrysostomos A. Nicopoulos , and Maria K. Michael . 2013. DaemonGuard: O\/S-assisted selective software-based self-testing for multi-core systems . In Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT\u201913) . IEEE, 45--51. Michael A. Skitsas, Chrysostomos A. Nicopoulos, and Maria K. Michael. 2013. DaemonGuard: O\/S-assisted selective software-based self-testing for multi-core systems. In Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT\u201913). IEEE, 45--51."},{"volume-title":"Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE, 223--234","author":"Smolens Jared C.","key":"e_1_2_1_100_1","unstructured":"Jared C. Smolens , Brian T. Gold , Babak Falsafi , and James C. Hoe . 2006. Reunion: Complexity-effective multicore redundancy . In Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE, 223--234 . Jared C. Smolens, Brian T. Gold, Babak Falsafi, and James C. Hoe. 2006. Reunion: Complexity-effective multicore redundancy. In Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE, 223--234."},{"volume-title":"Efficient Fault tolerance in chip multiprocessors using critical value forwarding. MSThesis","author":"Subramanyan Pramod","key":"e_1_2_1_101_1","unstructured":"Pramod Subramanyan . 2010. Efficient Fault tolerance in chip multiprocessors using critical value forwarding. MSThesis . Supercomputer Education and Research Center. Indian Institute of Science , Bangalore, India. Pramod Subramanyan. 2010. Efficient Fault tolerance in chip multiprocessors using critical value forwarding. MSThesis. Supercomputer Education and Research Center. Indian Institute of Science, Bangalore, India."},{"key":"e_1_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2010.5544918"},{"key":"e_1_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1145\/356989.357013"},{"key":"e_1_2_1_104_1","first-page":"5","article-title":"Multithreading decoupled architectures for complexity-effective general purpose computing","volume":"29","author":"Sung Michael","year":"2001","unstructured":"Michael Sung , Ronny Krashinsky , and Krste Asanovi\u0107 . 2001 . Multithreading decoupled architectures for complexity-effective general purpose computing . ACM SIGARCH Comput. Arch. News 29 , 5 (Dec. 2001), 56--61. Michael Sung, Ronny Krashinsky, and Krste Asanovi\u0107. 2001. Multithreading decoupled architectures for complexity-effective general purpose computing. ACM SIGARCH Comput. Arch. News 29, 5 (Dec. 2001), 56--61.","journal-title":"ACM SIGARCH Comput. Arch. News"},{"key":"e_1_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139154"},{"key":"e_1_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2191000"},{"key":"e_1_2_1_107_1","unstructured":"TheRegister. 2016. AMD to fix slippery hypervisor-bursting bug in its CPU microcode. Retrieved from http:\/\/www.theregister.co.uk\/2016\/03\/06\/amd_microcode_6000836_fix\/.  TheRegister. 2016. AMD to fix slippery hypervisor-bursting bug in its CPU microcode. Retrieved from http:\/\/www.theregister.co.uk\/2016\/03\/06\/amd_microcode_6000836_fix\/."},{"key":"e_1_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.895006"},{"key":"e_1_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.199799"},{"volume-title":"Effective Functional Verification: Principles and Processes","author":"Vasudevan Srivatsa","key":"e_1_2_1_110_1","unstructured":"Srivatsa Vasudevan . 2006. Effective Functional Verification: Principles and Processes . Springer Science 8 Business Media. Srivatsa Vasudevan. 2006. Effective Functional Verification: Principles and Processes. Springer Science 8 Business Media."},{"key":"e_1_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0541"},{"key":"e_1_2_1_112_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751878"},{"key":"e_1_2_1_113_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8034-2"},{"key":"e_1_2_1_114_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884494"},{"key":"e_1_2_1_115_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"e_1_2_1_116_1","unstructured":"Bruce Wile John C. Goss and Wolfgang Roesner. 2005. Comprehensive Functional Verification the Complete Industry Cycle. Morgan Kaufmann.  Bruce Wile John C. Goss and Wolfgang Roesner. 2005. Comprehensive Functional Verification the Complete Industry Cycle. Morgan Kaufmann."},{"key":"e_1_2_1_117_1","unstructured":"WilsonResearchGroup. 2014. The 2014 Wilson Research Group Functional Verification Study. Mentor Graphics. Retrieved from https:\/\/blogs.mentor.com\/verificationhorizons\/blog\/2015\/01\/21\/prologue-the-2014-wilson-research-group-functional-verification-study\/.  WilsonResearchGroup. 2014. The 2014 Wilson Research Group Functional Verification Study. Mentor Graphics. Retrieved from https:\/\/blogs.mentor.com\/verificationhorizons\/blog\/2015\/01\/21\/prologue-the-2014-wilson-research-group-functional-verification-study\/."},{"key":"e_1_2_1_118_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419883"},{"key":"e_1_2_1_120_1","first-page":"1","article-title":"Hierarchical verification for increasing performance in reliable processors","volume":"24","author":"Yoo Joonhyuk","year":"2008","unstructured":"Joonhyuk Yoo and Manoj Franklin . 2008 . Hierarchical verification for increasing performance in reliable processors . J. Electr. Test. 24 , 1 -- 3 (Jun. 2008), 117--128. Joonhyuk Yoo and Manoj Franklin. 2008. Hierarchical verification for increasing performance in reliable processors. J. Electr. Test. 24, 1--3 (Jun. 2008), 117--128.","journal-title":"J. Electr. Test."},{"key":"e_1_2_1_121_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.18"}],"container-title":["ACM Computing Surveys"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3107615","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3107615","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:25Z","timestamp":1750217425000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3107615"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8,25]]},"references-count":120,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2018,7,31]]}},"alternative-id":["10.1145\/3107615"],"URL":"https:\/\/doi.org\/10.1145\/3107615","relation":{},"ISSN":["0360-0300","1557-7341"],"issn-type":[{"type":"print","value":"0360-0300"},{"type":"electronic","value":"1557-7341"}],"subject":[],"published":{"date-parts":[[2017,8,25]]},"assertion":[{"value":"2016-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-08-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}