{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:07:53Z","timestamp":1750306073997,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,8,28]],"date-time":"2017-08-28T00:00:00Z","timestamp":1503878400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,8,28]]},"DOI":"10.1145\/3109984.3109985","type":"proceedings-article","created":{"date-parts":[[2017,11,6]],"date-time":"2017-11-06T13:30:29Z","timestamp":1509975029000},"page":"72-78","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Latency reduction of fault-tolerant NoCs by employing multiple paths"],"prefix":"10.1145","author":[{"given":"Ronaldo T. P.","family":"Milfont","sequence":"first","affiliation":[{"name":"Federal University of Ceara, Fortaleza, Brazil"}]},{"given":"Rafael G.","family":"Mota","sequence":"additional","affiliation":[{"name":"Federal University of Ceara, Fortaleza, Brazil"}]},{"given":"Jo\u00e3o M.","family":"Ferreira","sequence":"additional","affiliation":[{"name":"Federal University of Ceara, Fortaleza, Brazil"}]},{"given":"Paulo C.","family":"Cortez","sequence":"additional","affiliation":[{"name":"Federal University of Ceara, Fortaleza, Brazil"}]},{"given":"C\u00e9sar","family":"Marcon","sequence":"additional","affiliation":[{"name":"Pontifical Catholic University of Rio Grande do Sul, Porto Alegre, Brazil"}]},{"given":"Daniel A. B.","family":"Tavares","sequence":"additional","affiliation":[{"name":"Federal University of Ceara, Fortaleza, Brazil"}]},{"given":"Jarbas A. N.","family":"Silveira","sequence":"additional","affiliation":[{"name":"Federal University of Ceara, Fortaleza, Brazil"}]}],"member":"320","published-online":{"date-parts":[[2017,8,28]]},"reference":[{"volume-title":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","author":"Bahrebar P.","key":"e_1_3_2_1_1_1","unstructured":"P. Bahrebar and D. Stroobandt . 2014. Adaptive and reconfigurable fault-tolerant routing method for 2D Networks-on-Chip . In 2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14) . 1--8. P. Bahrebar and D. Stroobandt. 2014. Adaptive and reconfigurable fault-tolerant routing method for 2D Networks-on-Chip. In 2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14). 1--8."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847907"},{"volume-title":"Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition. 102--109","author":"Bertozzi D.","key":"e_1_3_2_1_3_1","unstructured":"D. Bertozzi , L. Benini , and G. De Micheli . 2002. Low power error resilient encoding for on-chip data buses . In Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition. 102--109 . D. Bertozzi, L. Benini, and G. De Micheli. 2002. Low power error resilient encoding for on-chip data buses. In Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition. 102--109."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2013.6573562"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/1950815.1950906"},{"volume-title":"2016 21th IEEE European Test Symposium (ETS). 1--6.","author":"Charif A.","key":"e_1_3_2_1_6_1","unstructured":"A. Charif , N. E. Zergainoh , and M. Nicolaidis . 2016. Addressing transient routing errors in fault-tolerant Networks-on-Chips . In 2016 21th IEEE European Test Symposium (ETS). 1--6. A. Charif, N. E. Zergainoh, and M. Nicolaidis. 2016. Addressing transient routing errors in fault-tolerant Networks-on-Chips. In 2016 21th IEEE European Test Symposium (ETS). 1--6."},{"volume-title":"2013 Seventh IEEE\/ACM International Symposium on Networks-on-Chip (NoCS). 1--8.","author":"Ebrahimi M.","key":"e_1_3_2_1_7_1","unstructured":"M. Ebrahimi , M. Daneshtalab , J. Plosila , and H. Tenhunen . 2013. Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip . In 2013 Seventh IEEE\/ACM International Symposium on Networks-on-Chip (NoCS). 1--8. M. Ebrahimi, M. Daneshtalab, J. Plosila, and H. Tenhunen. 2013. Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip. In 2013 Seventh IEEE\/ACM International Symposium on Networks-on-Chip (NoCS). 1--8."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2204909"},{"volume-title":"2008 Asia and South Pacific Design Automation Conference. 524--530","author":"Hargreaves B.","key":"e_1_3_2_1_9_1","unstructured":"B. Hargreaves , H. Hult , and S. Reda . 2008. Within-die process variations: How accurately can they be statistically modeled? . In 2008 Asia and South Pacific Design Automation Conference. 524--530 . B. Hargreaves, H. Hult, and S. Reda. 2008. Within-die process variations: How accurately can they be statistically modeled?. In 2008 Asia and South Pacific Design Automation Conference. 524--530."},{"volume-title":"2014 Eighth IEEE\/ACM International Symposium on Networks-on-Chip (NoCS). 184--185","author":"Kumar M.","key":"e_1_3_2_1_10_1","unstructured":"M. Kumar , V. Laxmi , M. S. Gaur , M. Daneshtalab , Pankaj, S. B. Ko , and M. Zwolinski . 2014. A novel non-minimal\/minimal turn model for highly adaptive routing in 2D NoCs . In 2014 Eighth IEEE\/ACM International Symposium on Networks-on-Chip (NoCS). 184--185 . M. Kumar, V. Laxmi, M. S. Gaur, M. Daneshtalab, Pankaj, S. B. Ko, and M. Zwolinski. 2014. A novel non-minimal\/minimal turn model for highly adaptive routing in 2D NoCs. In 2014 Eighth IEEE\/ACM International Symposium on Networks-on-Chip (NoCS). 184--185."},{"key":"e_1_3_2_1_11_1","volume-title":"Online Reconfigurable Self-Timed Links for Fault Tolerant NoC. VLSI Design 2007","author":"Lehtonen T.","year":"2007","unstructured":"T. Lehtonen , P. Liljeberg , and J. De Plosila . 2007. Online Reconfigurable Self-Timed Links for Fault Tolerant NoC. VLSI Design 2007 ( 2007 ). T. Lehtonen, P. Liljeberg, and J. De Plosila. 2007. Online Reconfigurable Self-Timed Links for Fault Tolerant NoC. VLSI Design 2007 (2007)."},{"volume-title":"2013 IEEE 31st International Conference on Computer Design (ICCD). 7--12","author":"Marcon C.","key":"e_1_3_2_1_12_1","unstructured":"C. Marcon , A. Amory , T. Webber , T. Volpato , and L. B. Poehls . 2013. Phoenix NoC: A distributed fault tolerant architecture . In 2013 IEEE 31st International Conference on Computer Design (ICCD). 7--12 . C. Marcon, A. Amory, T. Webber, T. Volpato, and L. B. Poehls. 2013. Phoenix NoC: A distributed fault tolerant architecture. In 2013 IEEE 31st International Conference on Computer Design (ICCD). 7--12."},{"volume-title":"Proceedings 20th IEEE International Parallel Distributed Processing Symposium. 10 pp.-.","author":"Mejia A.","key":"e_1_3_2_1_13_1","unstructured":"A. Mejia , J. Flich , J. Duato , S. A. Reinemo , and T. Skeie . 2006. Segment-based routing: an efficient fault-tolerant routing algorithm for meshes and tori . In Proceedings 20th IEEE International Parallel Distributed Processing Symposium. 10 pp.-. A. Mejia, J. Flich, J. Duato, S. A. Reinemo, and T. Skeie. 2006. Segment-based routing: an efficient fault-tolerant routing algorithm for meshes and tori. In Proceedings 20th IEEE International Parallel Distributed Processing Symposium. 10 pp.-."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVSLSI.2008.2012010"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.104"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.35"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1950815.1950908"},{"key":"e_1_3_2_1_18_1","unstructured":"Roadmap 2016. International Technology Roadmap for Semiconductors. (2016). \/\/www.itrs.net\/reports.html  Roadmap 2016. International Technology Roadmap for Semiconductors. (2016). \/\/www.itrs.net\/reports.html"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2800986.2801027"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2092817"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999964"},{"volume-title":"2010 10th International Symposium on Communications and Information Technologies. 1083--1086","author":"Zhang Y.","key":"e_1_3_2_1_22_1","unstructured":"Y. Zhang , N. Wu , P. Wan Yu , F. Ge , and F. Zhou . 2010. Fault-tolerant schemes for NoC with a network monitor . In 2010 10th International Symposium on Communications and Information Technologies. 1083--1086 . Y. Zhang, N. Wu, P. Wan Yu, F. Ge, and F. Zhou. 2010. Fault-tolerant schemes for NoC with a network monitor. In 2010 10th International Symposium on Communications and Information Technologies. 1083--1086."}],"event":{"name":"SBCCI '17: 30th Symposium on Integrated Circuits and Systems Design","sponsor":["SBMicro","SBC Brazilian Computer Society","SIGDA ACM Special Interest Group on Design Automation","IEEE Circuits & Systems Society"],"location":"Fortaleza Cear\u00e1 Brazil","acronym":"SBCCI '17"},"container-title":["Proceedings of the 30th Symposium on Integrated Circuits and Systems Design: Chip on the Sands"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3109984.3109985","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3109984.3109985","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:01Z","timestamp":1750217401000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3109984.3109985"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8,28]]},"references-count":22,"alternative-id":["10.1145\/3109984.3109985","10.1145\/3109984"],"URL":"https:\/\/doi.org\/10.1145\/3109984.3109985","relation":{},"subject":[],"published":{"date-parts":[[2017,8,28]]},"assertion":[{"value":"2017-08-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}