{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:07:54Z","timestamp":1750306074327,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,8,28]],"date-time":"2017-08-28T00:00:00Z","timestamp":1503878400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"CNPq"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,8,28]]},"DOI":"10.1145\/3109984.3109998","type":"proceedings-article","created":{"date-parts":[[2017,11,6]],"date-time":"2017-11-06T13:30:29Z","timestamp":1509975029000},"page":"90-95","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Estimation methods for static noise margins in CMOS subthreshold logic circuits"],"prefix":"10.1145","author":[{"given":"Felipe T.","family":"Bortolon","sequence":"first","affiliation":[{"name":"UFRGS - Porto Alegre, Brazil"}]},{"given":"Fernando G.","family":"Moraes","sequence":"additional","affiliation":[{"name":"PUCRS - Porto Alegre, Brazil"}]},{"given":"Matheus T.","family":"Moreira","sequence":"additional","affiliation":[{"name":"PUCRS - Porto Alegre, Brazil"}]},{"given":"Sergio","family":"Bampi","sequence":"additional","affiliation":[{"name":"UFRGS - Porto Alegre, Brazil"}]}],"member":"320","published-online":{"date-parts":[[2017,8,28]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/TCSI.2009.2034233"},{"doi-asserted-by":"crossref","unstructured":"Valeriu Beiu Azam Beg Walid Ibrahim Fekri Kharbash and Massimo Alioto. 2013. Enabling sizing for enhancing the static noise margins. In ISQED.  Valeriu Beiu Azam Beg Walid Ibrahim Fekri Kharbash and Massimo Alioto. 2013. Enabling sizing for enhancing the static noise margins. In ISQED.","key":"e_1_3_2_1_2_1","DOI":"10.1109\/ISQED.2013.6523623"},{"key":"e_1_3_2_1_3_1","volume-title":"On Upsizing Length and Noise Margins. In Semiconductor Conference (CAS).","author":"Beiu Valeriu","year":"2013","unstructured":"Valeriu Beiu , Walid Tacheand , Mihai Ibrahim , Fekri Kharbash , and Massimo Alioto . 2013 . On Upsizing Length and Noise Margins. In Semiconductor Conference (CAS). Valeriu Beiu, Walid Tacheand, Mihai Ibrahim, Fekri Kharbash, and Massimo Alioto. 2013. On Upsizing Length and Noise Margins. In Semiconductor Conference (CAS)."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1109\/JSSC.2009.2014205"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/13.241612"},{"key":"e_1_3_2_1_6_1","first-page":"16","article-title":"Noise margin and noise immunity in logic circuits","volume":"1","author":"Hill C. F.","year":"1968","unstructured":"C. F. Hill . 1968 . Noise margin and noise immunity in logic circuits . In Microelectronics , Vol. 1. 16 -- 21 . C. F. Hill. 1968. Noise margin and noise immunity in logic circuits. In Microelectronics, Vol. 1. 16--21.","journal-title":"Microelectronics"},{"volume-title":"Digital Integrated Circuit Design: From VLSI Architectures to CMOS Fabrication","author":"Kaeslin Hubert","unstructured":"Hubert Kaeslin . 2008. Digital Integrated Circuit Design: From VLSI Architectures to CMOS Fabrication . Cambridge Univ. Press , Cambridge . Hubert Kaeslin. 2008. Digital Integrated Circuit Design: From VLSI Architectures to CMOS Fabrication. Cambridge Univ. Press, Cambridge.","key":"e_1_3_2_1_7_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/1165573.1165578"},{"volume-title":"Digital Integrated Circuits: A Design Perspective","author":"Rabaey Jan M","unstructured":"Jan M Rabaey , Anantha P Chandrakasan , and Borivoje Nikoli\u0107 2007. Digital Integrated Circuits: A Design Perspective . Prentice-Hall . Jan M Rabaey, Anantha P Chandrakasan, and Borivoje Nikoli\u0107 2007. Digital Integrated Circuits: A Design Perspective. Prentice-Hall.","key":"e_1_3_2_1_9_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"e_1_3_2_1_11_1","volume-title":"IEEE International Symposium on Circuits and Systems. 1153--1156","volume":"2","author":"Zurada J. M.","unstructured":"J. M. Zurada , Y. S. Joo , and S. V. Bell . 1989. Dynamic noise margins of MOS logic gates . In IEEE International Symposium on Circuits and Systems. 1153--1156 vol. 2 . J. M. Zurada, Y. S. Joo, and S. V. Bell. 1989. Dynamic noise margins of MOS logic gates. In IEEE International Symposium on Circuits and Systems. 1153--1156 vol.2."}],"event":{"sponsor":["SBMicro","SBC Brazilian Computer Society","SIGDA ACM Special Interest Group on Design Automation","IEEE Circuits & Systems Society"],"acronym":"SBCCI '17","name":"SBCCI '17: 30th Symposium on Integrated Circuits and Systems Design","location":"Fortaleza Cear\u00e1 Brazil"},"container-title":["Proceedings of the 30th Symposium on Integrated Circuits and Systems Design: Chip on the Sands"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3109984.3109998","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3109984.3109998","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:02Z","timestamp":1750217402000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3109984.3109998"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8,28]]},"references-count":11,"alternative-id":["10.1145\/3109984.3109998","10.1145\/3109984"],"URL":"https:\/\/doi.org\/10.1145\/3109984.3109998","relation":{},"subject":[],"published":{"date-parts":[[2017,8,28]]},"assertion":[{"value":"2017-08-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}