{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:07:54Z","timestamp":1750306074958,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,8,28]],"date-time":"2017-08-28T00:00:00Z","timestamp":1503878400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,8,28]]},"DOI":"10.1145\/3109984.3110001","type":"proceedings-article","created":{"date-parts":[[2017,11,6]],"date-time":"2017-11-06T13:30:29Z","timestamp":1509975029000},"page":"198-203","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["An efficient, low-cost ECC approach for critical-application memories"],"prefix":"10.1145","author":[{"given":"Felipe","family":"Silva","sequence":"first","affiliation":[{"name":"LESC-DETI-Federal University of Cear\u00e1 (UFC), Fortaleza, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ot\u00e1vio","family":"Lima","sequence":"additional","affiliation":[{"name":"LSD-Federal Institut of Cear\u00e1, Maracana\u00fa, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Walter","family":"Freitas","sequence":"additional","affiliation":[{"name":"GTEL-DETI-Federal University of Cear\u00e1 (UFC), Fortaleza, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabian","family":"Vargas","sequence":"additional","affiliation":[{"name":"Catholic University of Rio Grande do Sul (PUC-RS), Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jarbas","family":"Silveira","sequence":"additional","affiliation":[{"name":"LESC-DETI- Federal University of Cear\u00e1 (UFC), Fortaleza, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C\u00e9sar","family":"Marcon","sequence":"additional","affiliation":[{"name":"Catholic University of Rio Grande do Sul (PUC-RS), Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,8,28]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2000.878527"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.845883"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783774"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860675"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.839248"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391704"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/827246.827386"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2047907"},{"key":"e_1_3_2_1_10_1","first-page":"106","volume-title":"Nicolaidis. SEU-Tolerant SRAM Design Based on Current Monitoring. International Symposium on Fault-Tolerant Computing (FTCS)","author":"Vargas F.","year":"1994","unstructured":"F. Vargas , M. Nicolaidis. SEU-Tolerant SRAM Design Based on Current Monitoring. International Symposium on Fault-Tolerant Computing (FTCS) , p. 106 -- 115 , 1994 . F. Vargas, M. Nicolaidis. SEU-Tolerant SRAM Design Based on Current Monitoring. International Symposium on Fault-Tolerant Computing (FTCS), p. 106--115, 1994."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2009.2013668"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2356911"},{"key":"e_1_3_2_1_13_1","first-page":"340","volume-title":"Matrix Codes: Multiple Bit Upsets Tolerant Method for SRAM Memories. IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT)","author":"Argyrides C.","year":"2007","unstructured":"C. Argyrides , H. Zarandi , D. Pradhan . Matrix Codes: Multiple Bit Upsets Tolerant Method for SRAM Memories. IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT) , pp. 340 -- 348 , 2007 . C. Argyrides, H. Zarandi, D. Pradhan. Matrix Codes: Multiple Bit Upsets Tolerant Method for SRAM Memories. IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT), pp. 340--348, 2007."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2204753"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICT.2013.6558260"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036362"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2016.7604783"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/24.52622"},{"key":"e_1_3_2_1_19_1","first-page":"776","volume-title":"Zarandi. Reliability of Protected Techniques Used in Fault-Tolerant Cache Memories. IEEE Annual Canadian Conference on Electrical and Computer Engineering","author":"Miremadi S.","year":"2005","unstructured":"S. Miremadi , H. Zarandi. Reliability of Protected Techniques Used in Fault-Tolerant Cache Memories. IEEE Annual Canadian Conference on Electrical and Computer Engineering , pp. 776 -- 779 , 2005 . S. Miremadi, H. Zarandi. Reliability of Protected Techniques Used in Fault-Tolerant Cache Memories. IEEE Annual Canadian Conference on Electrical and Computer Engineering, pp. 776--779, 2005."},{"key":"e_1_3_2_1_20_1","first-page":"29","volume-title":"Interleaving for combating bursts of errors","author":"Shi Y.","year":"2004","unstructured":"Y. Shi , X. Zhang , Z.-C. Ni , N. Ansari , Interleaving for combating bursts of errors . IEEE Circuits Syst. Mag ., v. 4, n. 1, pp. 29 -- 42 , 2004 . Y. Shi, X. Zhang, Z.-C. Ni, N. Ansari, Interleaving for combating bursts of errors. IEEE Circuits Syst. Mag., v. 4, n. 1, pp. 29--42, 2004."}],"event":{"name":"SBCCI '17: 30th Symposium on Integrated Circuits and Systems Design","sponsor":["SBMicro","SBC Brazilian Computer Society","SIGDA ACM Special Interest Group on Design Automation","IEEE Circuits & Systems Society"],"location":"Fortaleza Cear\u00e1 Brazil","acronym":"SBCCI '17"},"container-title":["Proceedings of the 30th Symposium on Integrated Circuits and Systems Design: Chip on the Sands"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3109984.3110001","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3109984.3110001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:02Z","timestamp":1750217402000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3109984.3110001"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8,28]]},"references-count":20,"alternative-id":["10.1145\/3109984.3110001","10.1145\/3109984"],"URL":"https:\/\/doi.org\/10.1145\/3109984.3110001","relation":{},"subject":[],"published":{"date-parts":[[2017,8,28]]},"assertion":[{"value":"2017-08-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}