{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:07:54Z","timestamp":1750306074729,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,8,28]],"date-time":"2017-08-28T00:00:00Z","timestamp":1503878400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,8,28]]},"DOI":"10.1145\/3109984.3110008","type":"proceedings-article","created":{"date-parts":[[2017,11,6]],"date-time":"2017-11-06T13:30:29Z","timestamp":1509975029000},"page":"84-89","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Analyzing lockstep dual-core ARM cortex-A9 soft error mitigation in freeRTOS applications"],"prefix":"10.1145","author":[{"given":"\u00c1dria Barros","family":"de Oliveira","sequence":"first","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre-RS, Brazil"}]},{"given":"Gennaro Severino","family":"Rodrigues","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre-RS, Brazil"}]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre-RS, Brazil"}]}],"member":"320","published-online":{"date-parts":[[2017,8,28]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2010-2011. Cortex-R5 and Cortex-R5F Technical Reference Manual. Rev:r1p1. (2010--2011).  2010-2011. Cortex-R5 and Cortex-R5F Technical Reference Manual. Rev:r1p1. (2010--2011)."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2000839"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2246798"},{"key":"e_1_3_2_1_4_1","unstructured":"R. Barry. 2017. FreeRTOS. (2017). http:\/\/www.freertos.org  R. Barry. 2017. FreeRTOS. (2017). http:\/\/www.freertos.org"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.191981"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2484842"},{"volume-title":"2017 IEEE 8th Latin American Symposium on Circuits Systems (LASCAS). 1--4.","author":"de Oliveira B.","key":"e_1_3_2_1_8_1"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"\u00c1. B. de Oliveira L. A. Tambara and F. L. Kastensmidt. 2017. Exploring Performance Overhead Versus Soft Error Detection in Lockstep Dual-Core ARM Cortex-A9 Processor Embedded into Xilinx Zynq APSoC. Springer International Publishing Cham 189--201.  \u00c1. B. de Oliveira L. A. Tambara and F. L. Kastensmidt. 2017. Exploring Performance Overhead Versus Soft Error Detection in Lockstep Dual-Core ARM Cortex-A9 Processor Embedded into Xilinx Zynq APSoC. Springer International Publishing Cham 189--201.","DOI":"10.1007\/978-3-319-56258-2_17"},{"volume-title":"2003 IEEE International Reliability Physics Symposium Proceedings","year":"2003","author":"Dodd P. E.","key":"e_1_3_2_1_10_1"},{"volume-title":"2014 IEEE Aerospace Conference. 1--12","author":"Fayyaz M.","key":"e_1_3_2_1_11_1"},{"key":"e_1_3_2_1_12_1","unstructured":"O. Goloubeva M. Rebaudengo M. S. Reorda and M. Violante. 2006. Software-implemented hardware fault tolerance. Springer Science & Business Media.   O. Goloubeva M. Rebaudengo M. S. Reorda and M. Violante. 2006. Software-implemented hardware fault tolerance. Springer Science & Business Media."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"J. Gomez-Cornejo and et al. 2013. Fast context reloading lockstep approach for SEUs mitigation in a FPGA soft core processor. In IECON. 2261--2266.  J. Gomez-Cornejo and et al. 2013. Fast context reloading lockstep approach for SEUs mitigation in a FPGA soft core processor. In IECON. 2261--2266.","DOI":"10.1109\/IECON.2013.6699483"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676475"},{"volume-title":"Proceedings Radecs.","author":"Lins F. M.","key":"e_1_3_2_1_15_1"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/24.994926"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.55"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2302432"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2671181"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2522508"},{"key":"e_1_3_2_1_21_1","unstructured":"A. Taylor. 2014. How to Use Interrupts on the Zynq SoC. Xcell Journal (2014) 38--43.  A. Taylor. 2014. How to Use Interrupts on the Zynq SoC. Xcell Journal (2014) 38--43."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.903784"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2011.2134054"}],"event":{"name":"SBCCI '17: 30th Symposium on Integrated Circuits and Systems Design","sponsor":["SBMicro","SBC Brazilian Computer Society","SIGDA ACM Special Interest Group on Design Automation","IEEE Circuits & Systems Society"],"location":"Fortaleza Cear\u00e1 Brazil","acronym":"SBCCI '17"},"container-title":["Proceedings of the 30th Symposium on Integrated Circuits and Systems Design: Chip on the Sands"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3109984.3110008","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3109984.3110008","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:02Z","timestamp":1750217402000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3109984.3110008"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8,28]]},"references-count":23,"alternative-id":["10.1145\/3109984.3110008","10.1145\/3109984"],"URL":"https:\/\/doi.org\/10.1145\/3109984.3110008","relation":{},"subject":[],"published":{"date-parts":[[2017,8,28]]},"assertion":[{"value":"2017-08-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}