{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:13:24Z","timestamp":1761581604174,"version":"3.41.0"},"reference-count":59,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2017,9,21]],"date-time":"2017-09-21T00:00:00Z","timestamp":1505952000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1318603"],"award-info":[{"award-number":["CCF-1318603"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2018,1,31]]},"abstract":"<jats:p>With semiconductor technology scaling to the 22nm node and beyond, fin field-effect transistor (FinFET) has started replacing complementary metal-oxide semiconductor (CMOS), thanks to its superior control of short-channel effects and much lower leakage current. However, process, supply voltage, and temperature (PVT) variations across the integrated circuit (IC) become worse with technology scaling. Thus, to analyze timing, leakage power, and dynamic power under PVT variations, statistical analysis\/optimization techniques are more suitable than traditional static timing\/power analysis and optimization counterparts. In this article, we propose a statistical optimization framework using dual device-type assignment at the architecture level under PVT variations that takes spatial correlations into account and leverages circuit-level statistical analysis techniques. To the best of our knowledge, this is the first work to study statistical optimization at the system level under PVT variations. Simulation results show that leakage power yield and dynamic power yield at the mean value of the baseline can be improved by up to 44.2% and 21.2%, respectively, with no loss in timing yield for a single-core processor and up to 43.0% and 50.0%, respectively, without any loss in timing yield for an 8-core chip multiprocessor (CMP), at little area overhead. Under the same (99.0%) power yield constraints, leakage power and dynamic power are reduced by up to 91.2% and 4.3%, respectively, for a single-core processor, and up to 44.6% and 12.5%, respectively, for an 8-core CMP, with no loss in timing yield. We also show that optimizations performed without taking module-to-module and core-to-core spatial correlations into account overestimate yield, establishing the importance of taking such correlations into account.<\/jats:p>","DOI":"10.1145\/3110714","type":"journal-article","created":{"date-parts":[[2017,9,25]],"date-time":"2017-09-25T13:03:12Z","timestamp":1506344592000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Statistical Optimization of FinFET Processor Architectures under PVT Variations Using Dual Device-Type Assignment"],"prefix":"10.1145","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4650-5894","authenticated-orcid":false,"given":"Ye","family":"Yu","sequence":"first","affiliation":[{"name":"Princeton University, Princeton, NJ"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Niraj K.","family":"Jha","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,9,21]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2512227"},{"volume-title":"Proc. Symp. VLSI Technology. 1--2.","author":"Bardon M. G.","key":"e_1_2_1_3_1"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11081-012-9208-0"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2227850"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2252031"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2227848"},{"volume-title":"Proc. ACM Int. Conf. Parallel Archit. Compilation Techniques. 72--81","author":"Bienia C.","key":"e_1_2_1_8_1"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"volume-title":"Proc. IEEE Int. SOI Conf. 105--106","author":"Carlson A.","key":"e_1_2_1_10_1"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065716"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850834"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081437"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2567670"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629576"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2755564"},{"key":"e_1_2_1_17_1","unstructured":"K. Cheng P. Hashemi A. Khakifirooz and A. Reznicek. 2016. Dual work function integration for stacked FinFET. Retrieved from http:\/\/www.freepatentsonline.com\/y2016\/0336235.html.  K. Cheng P. Hashemi A. Khakifirooz and A. Reznicek. 2016. Dual work function integration for stacked FinFET. Retrieved from http:\/\/www.freepatentsonline.com\/y2016\/0336235.html."},{"volume-title":"Proc. IEEE\/ACM Int. Conf. Comput.-Aided Design. 747--751","author":"Choi J. H.","key":"e_1_2_1_18_1"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/SNW.2016.7578045"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1287\/opre.9.2.145"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2013.6662148"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2564300"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2580625"},{"volume-title":"Proc. IEEE Int. Symp. Quality Electron. Design. 147--155","author":"Garg S.","key":"e_1_2_1_24_1"},{"volume-title":"Proc. IEEE Design, Autom. 8 Test Europe Conf. 8 Exhibition. 604--609","author":"Garg S.","key":"e_1_2_1_25_1"},{"volume-title":"Proc. Symp. VLSI Technol. 12--13","author":"Guillorn M.","key":"e_1_2_1_26_1"},{"volume-title":"Proc. ACM Int. Symp. Low Power Electron. Design. 2--7.","author":"Guo Z.","key":"e_1_2_1_27_1"},{"volume-title":"Proc. European Solid State Device Research Conf. 207--209","author":"Hussain M. M.","key":"e_1_2_1_29_1"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2220792"},{"key":"e_1_2_1_31_1","unstructured":"ITRS. 2013. International Technology Roadmap for Semiconductors. Retrieved from http:\/\/www.itrs.net.  ITRS. 2013. International Technology Roadmap for Semiconductors. Retrieved from http:\/\/www.itrs.net."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912621"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.182"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2001.979530"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2364736"},{"volume-title":"Proc. IEEE Int. SOC Conf. 247--250","author":"Kim Y. B.","key":"e_1_2_1_36_1"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2260569"},{"volume-title":"Proc. IEEE Int. Conf. SOI. 109--110","author":"Mathew L.","key":"e_1_2_1_39_1"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450554"},{"key":"e_1_2_1_41_1","doi-asserted-by":"crossref","unstructured":"M. Mosaffa S. Mohammadi and S. Safari. 2016. Statistical analysis of asynchronous pipelines in presence of process variation using formal models. Integration the VLSI Journal 55 (Sept. 2016) 98--117.  M. Mosaffa S. Mohammadi and S. Safari. 2016. Statistical analysis of asynchronous pipelines in presence of process variation using formal models. Integration the VLSI Journal 55 (Sept. 2016) 98--117.","DOI":"10.1016\/j.vlsi.2016.04.003"},{"volume-title":"Proc. Int. Symp. Low Power Electron. Design. 158--163","author":"Nguyen D.","key":"e_1_2_1_42_1"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-17752-1_13"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.74"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2317571"},{"volume-title":"Proc. Int. Symp. Quality Electron. Design. 57--60","author":"Sinha S.","key":"e_1_2_1_47_1"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/871656.859620"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996777"},{"key":"e_1_2_1_50_1","unstructured":"Synopsys. 2016a. Design Compiler. Retrieved from http:\/\/www.synopsys.com\/Tools\/Implementation\/RTLSynthesis\/DesignCompiler\/Pages\/default.aspx.  Synopsys. 2016a. Design Compiler. Retrieved from http:\/\/www.synopsys.com\/Tools\/Implementation\/RTLSynthesis\/DesignCompiler\/Pages\/default.aspx."},{"key":"e_1_2_1_51_1","unstructured":"Synopsys. 2016b. Synopsys Process and Device Simulation Tools to Accelerate Innovation. Retrieved from http:\/\/www.synopsys.com\/tools\/tcad.  Synopsys. 2016b. Synopsys Process and Device Simulation Tools to Accelerate Innovation. Retrieved from http:\/\/www.synopsys.com\/tools\/tcad."},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2442260"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2352354"},{"volume-title":"Proc. IEEE\/ACM Int. Symp. Microarchitecture. 294--305","author":"Wang H. S.","key":"e_1_2_1_54_1"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"volume-title":"Proc. IEEE Int. Electron Devices Meeting. 27","author":"Wu C. C.","key":"e_1_2_1_56_1"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.818594"},{"volume-title":"Proc. Symp. VLSI Technol. 14--15","author":"Yamashita T.","key":"e_1_2_1_58_1"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2293886"},{"key":"e_1_2_1_60_1","unstructured":"R. Zhang M. R. Stan and K. Skadron. 2015. HotSpot 6.0: Validation acceleration and extension. University of Virginia Tech. Report CS-20 (2015) 15--04.  R. Zhang M. R. Stan and K. Skadron. 2015. HotSpot 6.0: Validation acceleration and extension. University of Virginia Tech. Report CS-20 (2015) 15--04."}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3110714","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3110714","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3110714","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:38:45Z","timestamp":1750221525000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3110714"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9,21]]},"references-count":59,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2018,1,31]]}},"alternative-id":["10.1145\/3110714"],"URL":"https:\/\/doi.org\/10.1145\/3110714","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2017,9,21]]},"assertion":[{"value":"2016-09-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-09-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}