{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:43Z","timestamp":1750308583850,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,7]],"date-time":"2017-06-07T00:00:00Z","timestamp":1496793600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,7]]},"DOI":"10.1145\/3120895.3120902","type":"proceedings-article","created":{"date-parts":[[2017,12,29]],"date-time":"2017-12-29T14:22:01Z","timestamp":1514557321000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["High Speed Performance Estimation of Embedded Hard-core Processors in FPGA-based SoCs"],"prefix":"10.1145","author":[{"given":"Deshya","family":"Wijesundera","sequence":"first","affiliation":[{"name":"Nanyang Technological University, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Achintha","family":"Ihalage","sequence":"additional","affiliation":[{"name":"University of Moratuwa, Sri Lanka"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alok","family":"Prakash","sequence":"additional","affiliation":[{"name":"Nanyang Technological University, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thambipillai","family":"Srikanthan","sequence":"additional","affiliation":[{"name":"Nanyang Technological University, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"x","volume":"201","unstructured":"ARM Ltd. 201 0. Corte x - A9 Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0388f\/DDI0388F_cortex_a9_r2p2_trm.pdf. (2010). ARM Ltd. 2010. Cortex-A9 Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0388f\/DDI0388F_cortex_a9_r2p2_trm.pdf. (2010).","journal-title":"ARM Ltd."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"Yan Lin Aung and others. 2011. Compiler-assisted Technique for Rapid Performance Estimation of FPGA-based Processors. In SOCC.  Yan Lin Aung and others. 2011. Compiler-assisted Technique for Rapid Performance Estimation of FPGA-based Processors. In SOCC.","DOI":"10.1109\/SOCC.2011.6085116"},{"key":"e_1_3_2_1_3_1","unstructured":"Avnet Electronic Marketing. 2014. Zed Board Hardware User's Guide. http:\/\/zedboard.org\/sites\/default\/files\/documentations\/ZedBoard_HW_UG_v2_2.pdf. (2014).  Avnet Electronic Marketing. 2014. Zed Board Hardware User's Guide. http:\/\/zedboard.org\/sites\/default\/files\/documentations\/ZedBoard_HW_UG_v2_2.pdf. (2014)."},{"key":"e_1_3_2_1_4_1","volume-title":"Retrieved 2016 from https:\/\/github.com\/ucb-bar\/ccbench\/wiki\/Kayla-(1.4-GHz-ARM-Cortex-A9)","author":"Christopher Celio ARM","year":"2016","unstructured":"Christopher Celio . 2016. Kayla (1.4 GHz ARM Cortex A9)1. ( 2016 ). Retrieved 2016 from https:\/\/github.com\/ucb-bar\/ccbench\/wiki\/Kayla-(1.4-GHz-ARM-Cortex-A9) Christopher Celio. 2016. Kayla (1.4 GHz ARM Cortex A9)1. (2016). Retrieved 2016 from https:\/\/github.com\/ucb-bar\/ccbench\/wiki\/Kayla-(1.4-GHz-ARM-Cortex-A9)"},{"key":"e_1_3_2_1_5_1","unstructured":"Yoav Etsion and others. 2014. Computer Architecture - Out-of-order Execution. https:\/\/webcourse.cs.technion.ac.il\/234267\/Spring2014\/ho\/WCFiles\/5-ca-oooe.pdf. (2014).  Yoav Etsion and others. 2014. Computer Architecture - Out-of-order Execution. https:\/\/webcourse.cs.technion.ac.il\/234267\/Spring2014\/ho\/WCFiles\/5-ca-oooe.pdf. (2014)."},{"volume-title":"DATE","author":"Stijn Eyerman","key":"e_1_3_2_1_6_1","unstructured":"Stijn Eyerman and others. 2006. Efficient Design Space Exploration of High Performance Embedded Out-of-Order Processors . In DATE , Vol. 1 . Stijn Eyerman and others. 2006. Efficient Design Space Exploration of High Performance Embedded Out-of-Order Processors. In DATE, Vol. 1."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1534909.1534910"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915082"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Yuko Hara and others. 2008. CHStone: A Benchmark Program Suite for Practical C-based High-level Synthesis. In ISCAS.  Yuko Hara and others. 2008. CHStone: A Benchmark Program Suite for Practical C-based High-level Synthesis. In ISCAS.","DOI":"10.1109\/ISCAS.2008.4541637"},{"key":"e_1_3_2_1_10_1","unstructured":"Intel Inc. 2016. SoCs - SoCs - Overview. https:\/\/www.altera.com\/products\/soc\/overview.html. (2016).  Intel Inc. 2016. SoCs - SoCs - Overview. https:\/\/www.altera.com\/products\/soc\/overview.html. (2016)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Danko Ivoevic and others. 2016. Function-level Performance Estimation for Heterogeneous MPSoC Platforms. In ZINC.  Danko Ivoevic and others. 2016. Function-level Performance Estimation for Heterogeneous MPSoC Platforms. In ZINC.","DOI":"10.1109\/ZINC.2016.7513650"},{"volume-title":"Professional Embedded ARM Development","author":"James A.","key":"e_1_3_2_1_12_1","unstructured":"James A. Langbridge . 2013. Professional Embedded ARM Development . Wiley . James A. Langbridge. 2013. Professional Embedded ARM Development. Wiley."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1879010"},{"key":"e_1_3_2_1_14_1","unstructured":"JohnLazzaro. 2016. Xilinx Parts Family History. (2016).  JohnLazzaro. 2016. Xilinx Parts Family History. (2016)."},{"key":"e_1_3_2_1_15_1","unstructured":"LLVM Language Reference Manual. 2016. (2016). http:\/\/llvm.org\/docs\/LangRef.html  LLVM Language Reference Manual. 2016. (2016). http:\/\/llvm.org\/docs\/LangRef.html"},{"key":"e_1_3_2_1_16_1","unstructured":"Takashi Nakada and others. 2006. Design and Implementation of a Workload Specific Simulator. In ANSS.  Takashi Nakada and others. 2006. Design and Implementation of a Workload Specific Simulator. In ANSS."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Rajendra Patel and others. 2013. Recent Trends in Embedded System Software Performance Estimation. Des. Autom. Emb. Syst. (2013).  Rajendra Patel and others. 2013. Recent Trends in Embedded System Software Performance Estimation. Des. Autom. Emb. Syst. (2013).","DOI":"10.1007\/s10617-013-9125-2"},{"key":"e_1_3_2_1_19_1","unstructured":"Gurpur Prabhu. 2016. Data Hazard Classification. https:\/\/web.cs.iastate.edu\/~prabhu\/Tutorial\/PIPELINE\/dataHazClass.html. (2016).  Gurpur Prabhu. 2016. Data Hazard Classification. https:\/\/web.cs.iastate.edu\/~prabhu\/Tutorial\/PIPELINE\/dataHazClass.html. (2016)."},{"key":"e_1_3_2_1_20_1","unstructured":"Ahmed Karim Ben Salem and others. 2008. Hard and Soft-core Implementation of Embedded Control Application Using RTOS. In ISIE.  Ahmed Karim Ben Salem and others. 2008. Hard and Soft-core Implementation of Embedded Control Application Using RTOS. In ISIE."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Malik Umar Sharif and others. 2016. Hardware-software Codesign of RSA for Optimal Performance vs. Flexibility Trade-off. In FPL.  Malik Umar Sharif and others. 2016. Hardware-software Codesign of RSA for Optimal Performance vs. Flexibility Trade-off. In FPL.","DOI":"10.1109\/FPL.2016.7577368"},{"key":"e_1_3_2_1_22_1","unstructured":"SourceTech411. 2013. Top FPGA Companies For 2013 - SourceTech411. http:\/\/sourcetech411.com\/2013\/04\/top-fpga-companies-for-2013\/. (2013).  SourceTech411. 2013. Top FPGA Companies For 2013 - SourceTech411. http:\/\/sourcetech411.com\/2013\/04\/top-fpga-companies-for-2013\/. (2013)."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2906363.2906385"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929529"},{"key":"e_1_3_2_1_25_1","unstructured":"Xilinx Inc. 2009. EDK Profiling User Guide. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx14_4\/edk_prof.pdf. (2009).  Xilinx Inc. 2009. EDK Profiling User Guide. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx14_4\/edk_prof.pdf. (2009)."},{"key":"e_1_3_2_1_26_1","unstructured":"Xilinx Inc. 2016. Embedded Processors. https:\/\/www.xilinx.com\/products\/intellectual-property\/embedded\/nav-embedded-processors.html. (2016).  Xilinx Inc. 2016. Embedded Processors. https:\/\/www.xilinx.com\/products\/intellectual-property\/embedded\/nav-embedded-processors.html. (2016)."},{"key":"e_1_3_2_1_27_1","unstructured":"Xilinx Inc. 2016. Zynq-7000 All Programmable SoC. https:\/\/www.xilinx.com\/products\/silicon-devices\/soc\/zynq-7000.html. (2016).  Xilinx Inc. 2016. Zynq-7000 All Programmable SoC. https:\/\/www.xilinx.com\/products\/silicon-devices\/soc\/zynq-7000.html. (2016)."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"Guanwen Zhong and others. 2017. Design Space Exploration of FPGA-based Accelerators with Multi-level Parallelism. In DATE.  Guanwen Zhong and others. 2017. Design Space Exploration of FPGA-based Accelerators with Multi-level Parallelism. In DATE.","DOI":"10.23919\/DATE.2017.7927161"}],"event":{"name":"HEART2017: The 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","sponsor":["Ruhr-Universit\u00e4t Bochum Ruhr-Universit\u00e4t Bochum"],"location":"Bochum Germany","acronym":"HEART2017"},"container-title":["Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3120895.3120902","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3120895.3120902","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:05:05Z","timestamp":1750273505000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3120895.3120902"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,7]]},"references-count":27,"alternative-id":["10.1145\/3120895.3120902","10.1145\/3120895"],"URL":"https:\/\/doi.org\/10.1145\/3120895.3120902","relation":{},"subject":[],"published":{"date-parts":[[2017,6,7]]},"assertion":[{"value":"2017-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}