{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:43Z","timestamp":1750308583577,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,7]],"date-time":"2017-06-07T00:00:00Z","timestamp":1496793600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,7]]},"DOI":"10.1145\/3120895.3120908","type":"proceedings-article","created":{"date-parts":[[2017,12,29]],"date-time":"2017-12-29T14:22:01Z","timestamp":1514557321000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["HW\/SW Co-design of an IEEE 802.11a\/g Receiver on Xilinx Zynq SoC using High-Level Synthesis"],"prefix":"10.1145","author":[{"given":"Sajjad","family":"Nouri","sequence":"first","affiliation":[{"name":"Laboratory of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jens","family":"Rettkowski","sequence":"additional","affiliation":[{"name":"Application-Specific Multi-Core Architectures (MCA) Group, Ruhr-Universit\u00e4t Bochum, Bochum, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diana","family":"G\u00f6hringer","sequence":"additional","affiliation":[{"name":"Chair for Adaptive Dynamic Systems, Technische Universit\u00e4t Dresden, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jari","family":"Nurmi","sequence":"additional","affiliation":[{"name":"Laboratory of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/CloudCom.2016.0082"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228567"},{"key":"e_1_3_2_1_3_1","unstructured":"\"Introduction to FPGA Design with Vivado High Level Synthesis\" UG989 (v1.0) July 2 2013. Available at: http:\/\/www.xilinx.com  \"Introduction to FPGA Design with Vivado High Level Synthesis\" UG989 (v1.0) July 2 2013. Available at: http:\/\/www.xilinx.com"},{"key":"e_1_3_2_1_4_1","unstructured":"\"SDSoC Environment Tutorial\" UG1028 (v2016.3) November 30 2016. Available at: http:\/\/www.xilinx.com  \"SDSoC Environment Tutorial\" UG1028 (v2016.3) November 30 2016. Available at: http:\/\/www.xilinx.com"},{"key":"e_1_3_2_1_5_1","article-title":"Evaluation of a Heterogeneous Multicore Architecture by Design and Test of an OFDM Receiver","volume":"2016","author":"Nouri S.","unstructured":"S. Nouri , W. Hussain and J. Nurmi , \" Evaluation of a Heterogeneous Multicore Architecture by Design and Test of an OFDM Receiver \", IEEE Transactions on Parallel and Distributed Systems , 2016 , submitted and under review. S. Nouri, W. Hussain and J. Nurmi, \"Evaluation of a Heterogeneous Multicore Architecture by Design and Test of an OFDM Receiver\", IEEE Transactions on Parallel and Distributed Systems, 2016, submitted and under review.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228568"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591553"},{"key":"e_1_3_2_1_8_1","first-page":"3","article-title":"MORPHEUS: A Heterogeneous Dynamically Reconfigurable Platform for Designing Highly Complex Embedded Systems","volume":"12","author":"Voros N. S.","unstructured":"N. S. Voros and et. al. , \" MORPHEUS: A Heterogeneous Dynamically Reconfigurable Platform for Designing Highly Complex Embedded Systems \", ACM Trans. Embed. Comput. Syst. 12 , 3 , Article 70, 33 pages, April 2013. N. S. Voros and et. al., \"MORPHEUS: A Heterogeneous Dynamically Reconfigurable Platform for Designing Highly Complex Embedded Systems\", ACM Trans. Embed. Comput. Syst. 12, 3, Article 70, 33 pages, April 2013.","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380681"},{"issue":"3","key":"e_1_3_2_1_10_1","first-page":"341","article-title":"HARP2: An X-Scale Reconfigurable Accelerator-Rich Platform for Massively-Parallel Signal Processing Algorithms\", in Journal of Signal Processing Systems","volume":"85","author":"Hussain W.","year":"2016","unstructured":"W. Hussain and et. al. , \" HARP2: An X-Scale Reconfigurable Accelerator-Rich Platform for Massively-Parallel Signal Processing Algorithms\", in Journal of Signal Processing Systems , Springer , vol. 85 , issue 3 , pp. 341 -- 353 , 2016 . W. Hussain and et. al., \"HARP2: An X-Scale Reconfigurable Accelerator-Rich Platform for Massively-Parallel Signal Processing Algorithms\", in Journal of Signal Processing Systems, Springer, vol. 85, issue 3, pp. 341--353, 2016.","journal-title":"Springer"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629990"},{"volume-title":"Copyright \u00a9 2002 by","author":"Heiskala J.","key":"e_1_3_2_1_12_1","unstructured":"J. Heiskala and J. Terry , \" OFDM Wireless LANs: A Theoretical and Practical Guide \", Copyright \u00a9 2002 by Sams Publishing , SAMS , 201 West 103rd St., Indianapolis, Indiana, 46290 USA. J. Heiskala and J. Terry, \"OFDM Wireless LANs: A Theoretical and Practical Guide\", Copyright \u00a9 2002 by Sams Publishing, SAMS, 201 West 103rd St., Indianapolis, Indiana, 46290 USA."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/49.806820"},{"volume-title":"December","year":"2007","key":"e_1_3_2_1_14_1","unstructured":"Man-On Pun and et. al., \"Multi-carrier techniques for broadband wireless communications : a signal processing perspective\", copyright \u00a92007 by Imperial College Press , December 2007 . Man-On Pun and et. al., \"Multi-carrier techniques for broadband wireless communications: a signal processing perspective\", copyright \u00a92007 by Imperial College Press, December 2007."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025280"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1965-0178586-1"}],"event":{"name":"HEART2017: The 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","sponsor":["Ruhr-Universit\u00e4t Bochum Ruhr-Universit\u00e4t Bochum"],"location":"Bochum Germany","acronym":"HEART2017"},"container-title":["Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3120895.3120908","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3120895.3120908","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:05:05Z","timestamp":1750273505000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3120895.3120908"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,7]]},"references-count":16,"alternative-id":["10.1145\/3120895.3120908","10.1145\/3120895"],"URL":"https:\/\/doi.org\/10.1145\/3120895.3120908","relation":{},"subject":[],"published":{"date-parts":[[2017,6,7]]},"assertion":[{"value":"2017-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}