{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:43Z","timestamp":1750308583737,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,7]],"date-time":"2017-06-07T00:00:00Z","timestamp":1496793600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,7]]},"DOI":"10.1145\/3120895.3120912","type":"proceedings-article","created":{"date-parts":[[2017,12,29]],"date-time":"2017-12-29T14:22:01Z","timestamp":1514557321000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Hardware Acceleration with Multi-Threading of Java-Based High Level Synthesis Tool"],"prefix":"10.1145","author":[{"given":"Yuto","family":"Ishikawa","sequence":"first","affiliation":[{"name":"Tokyo University of Agriculture and Technology"}]},{"given":"Keitaro","family":"Yanai","sequence":"additional","affiliation":[{"name":"Tokyo University of Agriculture and Technology"}]},{"given":"Keisuke","family":"Koike","sequence":"additional","affiliation":[{"name":"NIKON CORPORATION, Japan"}]},{"given":"Takefumi","family":"Miyoshi","sequence":"additional","affiliation":[{"name":"WasaLabo, LLC., Machida, Tokyo, Japan"}]},{"given":"Hironori","family":"Nakajo","sequence":"additional","affiliation":[{"name":"Tokyo University of Agriculture and Technology, Koganei, Tokyo, Japan"}]}],"member":"320","published-online":{"date-parts":[[2017,6,7]]},"reference":[{"volume-title":"Vivado HLS: http:\/\/japan.xilinx.com\/products\/design-tools\/vivado.html (last accessed on","year":"2017","key":"e_1_3_2_1_1_1","unstructured":"Xilinx. Vivado HLS: http:\/\/japan.xilinx.com\/products\/design-tools\/vivado.html (last accessed on Apr 30, 2017 ). Xilinx. Vivado HLS: http:\/\/japan.xilinx.com\/products\/design-tools\/vivado.html (last accessed on Apr 30, 2017)."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-46117-5_90"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1405756"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11179-7_36"},{"key":"e_1_3_2_1_5_1","volume-title":"Supercomputing","author":"Fujita Naoyuki","year":"2007","unstructured":"Naoyuki Fujita , Takashi Nakamura , Yuichi Matsuo , Katsumi Yazawa , Yasuyuki Shiromizu and Hiroshi Okubo : Feasibility Study of CFD Code Acceleration using FPGA , In Supercomputing , 2007 . Naoyuki Fujita, Takashi Nakamura, Yuichi Matsuo, Katsumi Yazawa, Yasuyuki Shiromizu and Hiroshi Okubo: Feasibility Study of CFD Code Acceleration using FPGA, In Supercomputing, 2007."},{"key":"e_1_3_2_1_6_1","first-page":"1","volume-title":"Yasunori Osana","author":"Nakasone Hiroki","year":"2015","unstructured":"Hiroki Nakasone , Yasunori Osana , Yasunori Nagata : Afeasibility study on implementing numerical applications on FPGAs using Vivado HLS, IPSJ SIG Technical Reports SLDM, Vol. 2015 , No.26, pp. 1 -- 6 , 2015 (in Japanese) . Hiroki Nakasone, Yasunori Osana, Yasunori Nagata: Afeasibility study on implementing numerical applications on FPGAs using Vivado HLS, IPSJ SIG Technical Reports SLDM, Vol.2015, No.26, pp.1--6, 2015 (in Japanese)."},{"key":"e_1_3_2_1_7_1","first-page":"161","volume-title":"Jason Cong. Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks. Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA'15)","author":"Zhang Chen","year":"2015","unstructured":"Chen Zhang , Peng Li , Guangyu Sun , Yijin Guan , Bingjun Xiao , Jason Cong. Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks. Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA'15) pp. 161 -- 170 , 2015 . Chen Zhang, Peng Li, Guangyu Sun, Yijin Guan, Bingjun Xiao, Jason Cong. Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks. Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA'15) pp.161--170, 2015."},{"key":"e_1_3_2_1_8_1","volume-title":"MaxCompiler White Paper: https:\/\/www.maxeler.com\/media\/documents\/MaxelerWhitePaperMaxCompiler.pdf (last accessed on","author":"Technologies Maxeler","year":"2017","unstructured":"Maxeler Technologies , MaxCompiler White Paper: https:\/\/www.maxeler.com\/media\/documents\/MaxelerWhitePaperMaxCompiler.pdf (last accessed on Apr 30, 2017 ). Maxeler Technologies, MaxCompiler White Paper: https:\/\/www.maxeler.com\/media\/documents\/MaxelerWhitePaperMaxCompiler.pdf (last accessed on Apr 30, 2017)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903392"},{"key":"e_1_3_2_1_10_1","volume-title":"Cyber WorkBench: http:\/\/www.nec.com\/en\/global\/prod\/cwb\/ (last accessed on","author":"NEC","year":"2017","unstructured":"NEC : Cyber WorkBench: http:\/\/www.nec.com\/en\/global\/prod\/cwb\/ (last accessed on Apr 30, 2017 ) NEC: Cyber WorkBench: http:\/\/www.nec.com\/en\/global\/prod\/cwb\/ (last accessed on Apr 30, 2017)"},{"volume-title":"http:\/\/sourceforge.net\/p\/javarock\/javarock-thrash\/ (last accessed on","year":"2017","key":"e_1_3_2_1_11_1","unstructured":"JavaRock-Thrash : http:\/\/sourceforge.net\/p\/javarock\/javarock-thrash\/ (last accessed on Apr 30, 2017 ) JavaRock-Thrash: http:\/\/sourceforge.net\/p\/javarock\/javarock-thrash\/ (last accessed on Apr 30, 2017)"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"}],"event":{"name":"HEART2017: The 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","sponsor":["Ruhr-Universit\u00e4t Bochum Ruhr-Universit\u00e4t Bochum"],"location":"Bochum Germany","acronym":"HEART2017"},"container-title":["Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3120895.3120912","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3120895.3120912","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:05:05Z","timestamp":1750273505000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3120895.3120912"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,7]]},"references-count":12,"alternative-id":["10.1145\/3120895.3120912","10.1145\/3120895"],"URL":"https:\/\/doi.org\/10.1145\/3120895.3120912","relation":{},"subject":[],"published":{"date-parts":[[2017,6,7]]},"assertion":[{"value":"2017-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}