{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T00:35:54Z","timestamp":1753922154843,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,7]],"date-time":"2017-06-07T00:00:00Z","timestamp":1496793600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,7]]},"DOI":"10.1145\/3120895.3120913","type":"proceedings-article","created":{"date-parts":[[2017,12,29]],"date-time":"2017-12-29T14:22:01Z","timestamp":1514557321000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["FPGA based ASIC Emulator with High Speed Optical Serial Links"],"prefix":"10.1145","author":[{"given":"Motoki","family":"Amagasaki","sequence":"first","affiliation":[{"name":"Kumamoto University, Kumamoto, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Futoshi","family":"Murase","sequence":"additional","affiliation":[{"name":"Kumamoto University, Kumamoto, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Morihiro","family":"Kuga","sequence":"additional","affiliation":[{"name":"Kumamoto University, Kumamoto, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Iida","sequence":"additional","affiliation":[{"name":"Kumamoto University, Kumamoto, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshinori","family":"Sueyoshi","sequence":"additional","affiliation":[{"name":"Kumamoto University, Kumamoto, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"175","volume-title":"FPGA","author":"K.","year":"2012","unstructured":"K. Fleming \u0104CM.Adler \u0104CM.Pellauer \u0104CA. Parashar \u0104CArvind \u0104CJ.Emer, \"Leveraging Latency-Insensitivity to Ease Multiple FPGA,\" Proc . FPGA , pp 175 -- 184 , Feb. 2012 . K.Fleming \u0104CM.Adler \u0104CM.Pellauer \u0104CA.Parashar \u0104CArvind \u0104CJ.Emer, \"Leveraging Latency-Insensitivity to Ease Multiple FPGA,\" Proc. FPGA, pp 175--184, Feb. 2012."},{"key":"e_1_3_2_1_2_1","first-page":"638","volume-title":"ICCAD","author":"Wu J.","year":"1996","unstructured":"W J. Fang \u0104CA.C.-H. Wu , \"A hierarchical functional structuring and partitioning approach for multiple-FPGA implementations,\" Proc . ICCAD , pp 638 -- 643 , Oct. 1996 . WJ.Fang \u0104CA.C.-H. Wu, \"A hierarchical functional structuring and partitioning approach for multiple-FPGA implementations,\" Proc. ICCAD, pp 638--643, Oct. 1996."},{"key":"e_1_3_2_1_3_1","volume-title":"Aug","author":"Butts M.","year":"2010","unstructured":"M. Butts , Logic Emulation and Prototyping, \"It's the Interconnect (Rent rules),\" RAMP Wrap , Aug 2010 . M.Butts, Logic Emulation and Prototyping, \"It's the Interconnect (Rent rules),\" RAMP Wrap, Aug 2010."},{"key":"e_1_3_2_1_4_1","first-page":"317","volume-title":"Proc. SASIMI","author":"Takahashi K.","year":"2012","unstructured":"K. Takahashi , M. Amagasaki , M. Kuga , M. Iida , T. Sueyoshi , \" Circuit Partitioning Methods for FPGA-based ASIC Emulator using High-speed Serial Wires\" , Proc. SASIMI , pp. 317 -- 318 , Mar. 2012 . K.Takahashi, M.Amagasaki, M.Kuga, M.Iida, T.Sueyoshi, \"Circuit Partitioning Methods for FPGA-based ASIC Emulator using High-speed Serial Wires\", Proc. SASIMI, pp. 317--318, Mar. 2012."},{"key":"e_1_3_2_1_5_1","first-page":"68","volume-title":"SBCCI","author":"Neto Mario P.","year":"2006","unstructured":"Mario P. Vestias\u0104CHoracio C. Neto , \"Area and performance optimization of a generic network-on-chip architecture,\" Proc . SBCCI , pp. 68 -- 73 , Aug. 2006 . Mario P. Vestias\u0104CHoracio C. Neto, \"Area and performance optimization of a generic network-on-chip architecture,\" Proc. SBCCI, pp. 68--73, Aug. 2006."},{"key":"e_1_3_2_1_6_1","first-page":"1","volume-title":"Proc. ACOMP","author":"Nakajo H.","year":"2014","unstructured":"H. Nakajo , K. Matsuda , T. Miyoshi , M. Takemoto , S. Funada : \" A verification method of a partitioned circuit with a high level synthesis tool based on java language .\", Proc. ACOMP , pp. 1 -- 9 , Nov. 2014 . H.Nakajo, K.Matsuda, T.Miyoshi, M.Takemoto, S.Funada: \"A verification method of a partitioned circuit with a high level synthesis tool based on java language.\", Proc. ACOMP, pp. 1--9, Nov. 2014."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082805"},{"key":"e_1_3_2_1_8_1","unstructured":"University of Minnesota \u0104CG.Karypis \"METIS 5.1.x Manual \" Mar. 2013.  University of Minnesota \u0104CG.Karypis \"METIS 5.1.x Manual \" Mar. 2013."},{"key":"e_1_3_2_1_9_1","first-page":"37","article-title":"3D FPGA versus multiple FPGA system: enhanced parallelism in smaller area","volume":"152","author":"Murakami C.","year":"2014","unstructured":"K C. Nunna \u0104CF.Mehdipour \u0104CK. Murakami , \" 3D FPGA versus multiple FPGA system: enhanced parallelism in smaller area ,\" Proc. AusPDC , Vol. 152 , pp. 37 -- 43 , Jan. 2014 . KC.Nunna \u0104CF.Mehdipour \u0104CK.Murakami, \"3D FPGA versus multiple FPGA system: enhanced parallelism in smaller area,\" Proc. AusPDC, Vol. 152, pp. 37--43, Jan.2014.","journal-title":"Proc. AusPDC"}],"event":{"name":"HEART2017: The 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","sponsor":["Ruhr-Universit\u00e4t Bochum Ruhr-Universit\u00e4t Bochum"],"location":"Bochum Germany","acronym":"HEART2017"},"container-title":["Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3120895.3120913","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3120895.3120913","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:05:05Z","timestamp":1750273505000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3120895.3120913"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,7]]},"references-count":9,"alternative-id":["10.1145\/3120895.3120913","10.1145\/3120895"],"URL":"https:\/\/doi.org\/10.1145\/3120895.3120913","relation":{},"subject":[],"published":{"date-parts":[[2017,6,7]]},"assertion":[{"value":"2017-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}