{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:43Z","timestamp":1750308583432,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,7]],"date-time":"2017-06-07T00:00:00Z","timestamp":1496793600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,7]]},"DOI":"10.1145\/3120895.3120916","type":"proceedings-article","created":{"date-parts":[[2017,12,29]],"date-time":"2017-12-29T14:22:01Z","timestamp":1514557321000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["FPGA Accelerated NoC-Simulation"],"prefix":"10.1145","author":[{"given":"Oliver Jakob","family":"Arndt","sequence":"first","affiliation":[{"name":"Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Hanover, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Spindeldreier","sequence":"additional","affiliation":[{"name":"Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Hanover, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"Wohnrade","sequence":"additional","affiliation":[{"name":"Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Hanover, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Pfefferkorn","sequence":"additional","affiliation":[{"name":"Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Hanover, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Neuenhahn","sequence":"additional","affiliation":[{"name":"Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Hanover, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Holger","family":"Blume","sequence":"additional","affiliation":[{"name":"Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Hanover, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2015.83"},{"key":"e_1_3_2_1_2_1","unstructured":"GR740: The ESA Next Generation Microprocessor (NGMP). http:\/\/microelectronics.esa.int\/ngmp 2017.  GR740: The ESA Next Generation Microprocessor (NGMP). http:\/\/microelectronics.esa.int\/ngmp 2017."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.935594"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2014.07.012"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2005.177"},{"key":"e_1_3_2_1_6_1","volume-title":"Proc. Embedded World Conference","author":"Membarth R.","year":"2010","unstructured":"R. Membarth , F. Hannig , J. Teich , M. K\u00f6rner , and W. Eckert . Comparison of Parallelization Frameworks for Shared Memory Multi-Core Architectures . In Proc. Embedded World Conference , Nuremberg, Germany. IEEE , 2010 . R. Membarth, F. Hannig, J. Teich, M. K\u00f6rner, and W. Eckert. Comparison of Parallelization Frameworks for Shared Memory Multi-Core Architectures. In Proc. Embedded World Conference, Nuremberg, Germany. IEEE, 2010."},{"key":"e_1_3_2_1_7_1","volume-title":"Quantitative comparison of performance analysis techniques for modular and generic network-on-chip. Adv. Radio Science, 7(C. 4):107--112","author":"Neuenhahn M. C.","year":"2009","unstructured":"M. C. Neuenhahn , J. Schleifer , H. Blume , and T. G. Noll . Quantitative comparison of performance analysis techniques for modular and generic network-on-chip. Adv. Radio Science, 7(C. 4):107--112 , 2009 . M. C. Neuenhahn, J. Schleifer, H. Blume, and T. G. Noll. Quantitative comparison of performance analysis techniques for modular and generic network-on-chip. Adv. Radio Science, 7(C. 4):107--112, 2009."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.5"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/NoCS.2013.6558402"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.09.002"},{"key":"e_1_3_2_1_11_1","unstructured":"Intl. Conf. Advances in System Simulation SIMUL Intl. Conf. Advances in System Simulation E. Fischer A. Fehske G. P. Fettweis A Flexible Analytic Model for the Design Space Exploration of Many-Core Network-on-Chips Based on Queueing Theory 2012"},{"key":"e_1_3_2_1_12_1","first-page":"86","volume-title":"Intl. Conf. Embedded Computer Systems (SAMOS)","author":"Pfefferkorn D.","year":"2015","unstructured":"D. Pfefferkorn , A. Schmider , G. Pay\u00e1-Vay\u00e1 , M. Neuenhahn , and H. Blume . FNO-CEE: A Framework for NoC Evaluation by FPGA-based Emulation . In Intl. Conf. Embedded Computer Systems (SAMOS) , pages 86 -- 95 , 2015 . D. Pfefferkorn, A. Schmider, G. Pay\u00e1-Vay\u00e1, M. Neuenhahn, and H. Blume. FNO-CEE: A Framework for NoC Evaluation by FPGA-based Emulation. In Intl. Conf. Embedded Computer Systems (SAMOS), pages 86--95, 2015."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.4304\/jcp.9.1.176-182"},{"key":"e_1_3_2_1_14_1","first-page":"82","volume-title":"NORCHIP","author":"Salminen E.","year":"2005","unstructured":"E. Salminen , T. Kangas , J. Riihimaki , and T. D. Hamalainen . Requirements for Network-on-Nhip Benchmarking . In NORCHIP , pages 82 -- 85 , 2005 . E. Salminen, T. Kangas, J. Riihimaki, and T. D. Hamalainen. Requirements for Network-on-Nhip Benchmarking. In NORCHIP, pages 82--85, 2005."},{"key":"e_1_3_2_1_15_1","first-page":"1778","volume-title":"Intl. Symp. Circuits and Systems","volume":"2","author":"Xu J.","year":"2005","unstructured":"J. Xu , W. Wolf , J. Henkel , and S. Chakradhar . A Methodology for Design, Modeling, and Analysis of Networks-on-Chip . In Intl. Symp. Circuits and Systems , pages 1778 -- 1781 Vol. 2 . IEEE, 2005 . J. Xu, W. Wolf, J. Henkel, and S. Chakradhar. A Methodology for Design, Modeling, and Analysis of Networks-on-Chip. In Intl. Symp. Circuits and Systems, pages 1778--1781 Vol. 2. IEEE, 2005."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2014.6893203"},{"key":"e_1_3_2_1_17_1","first-page":"96","volume-title":"Abstracting Parallel Programming and Its Analysis Towards Framework Independent Development. In Intl. Symp. Embedded Multicore\/Many-core Systems-on-Chip (MCSoC)","author":"Arndt O. J.","year":"2015","unstructured":"O. J. Arndt , T. Lefherz , and H. Blume . Abstracting Parallel Programming and Its Analysis Towards Framework Independent Development. In Intl. Symp. Embedded Multicore\/Many-core Systems-on-Chip (MCSoC) , pages 96 -- 103 . IEEE, 2015 . O. J. Arndt, T. Lefherz, and H. Blume. Abstracting Parallel Programming and Its Analysis Towards Framework Independent Development. In Intl. Symp. Embedded Multicore\/Many-core Systems-on-Chip (MCSoC), pages 96--103. IEEE, 2015."},{"key":"e_1_3_2_1_18_1","volume-title":"https:\/\/newsroom.intel.com\/press-kits\/intel-xeon-phi-coprocessor-5110p3000-series","author":"Series 0","year":"2012","unstructured":"Intel Press Kit - Intel Xeon Phi Coprocessor 5110P\/300 0 Series . https:\/\/newsroom.intel.com\/press-kits\/intel-xeon-phi-coprocessor-5110p3000-series , 2012 . Intel Press Kit - Intel Xeon Phi Coprocessor 5110P\/3000 Series. https:\/\/newsroom.intel.com\/press-kits\/intel-xeon-phi-coprocessor-5110p3000-series, 2012."}],"event":{"name":"HEART2017: The 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","sponsor":["Ruhr-Universit\u00e4t Bochum Ruhr-Universit\u00e4t Bochum"],"location":"Bochum Germany","acronym":"HEART2017"},"container-title":["Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3120895.3120916","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3120895.3120916","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:05:05Z","timestamp":1750273505000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3120895.3120916"}},"subtitle":["A Case Study on the Intel Xeon Phi Ringbus Topology"],"short-title":[],"issued":{"date-parts":[[2017,6,7]]},"references-count":18,"alternative-id":["10.1145\/3120895.3120916","10.1145\/3120895"],"URL":"https:\/\/doi.org\/10.1145\/3120895.3120916","relation":{},"subject":[],"published":{"date-parts":[[2017,6,7]]},"assertion":[{"value":"2017-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}