{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:43Z","timestamp":1750308583503,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,7]],"date-time":"2017-06-07T00:00:00Z","timestamp":1496793600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,7]]},"DOI":"10.1145\/3120895.3120917","type":"proceedings-article","created":{"date-parts":[[2017,12,29]],"date-time":"2017-12-29T14:22:01Z","timestamp":1514557321000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Performance Evaluation of a CPU-FPGA Hybrid Cluster Platform Prototype"],"prefix":"10.1145","author":[{"given":"Yasunori","family":"Osana","sequence":"first","affiliation":[{"name":"University of the Ryukyus, Nishihara, Okinawa Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yohei","family":"Sakamoto","sequence":"additional","affiliation":[{"name":"University of the Ryukyus, Nishihara, Okinawa Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"e_1_3_2_1_2_1","unstructured":"SuperVessel Cloud: https:\/\/ptopenlab.com\/  SuperVessel Cloud: https:\/\/ptopenlab.com\/"},{"key":"e_1_3_2_1_3_1","unstructured":"Amazon EC2 F1 Instances: https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/  Amazon EC2 F1 Instances: https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2009.4914907"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2011.11"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2927964.2927979"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927488"},{"key":"e_1_3_2_1_8_1","volume-title":"Jan.","author":"Ltd Xillybus","year":"2016","unstructured":"Xillybus Ltd . : \" Xillybus IP core product brief.\" http:\/\/xillybus.com\/downloads\/xillybus_product_brief.pdf, v.1.8 , Jan. 2016 . Xillybus Ltd.: \"Xillybus IP core product brief.\" http:\/\/xillybus.com\/downloads\/xillybus_product_brief.pdf, v.1.8, Jan. 2016."},{"key":"e_1_3_2_1_9_1","volume-title":"Aurora 64B\/66B v11.1 Product Guide","author":"Xilinx Inc.","year":"2016","unstructured":"Xilinx Inc. : \" Aurora 64B\/66B v11.1 Product Guide .\" Oct. 2016 . Xilinx Inc.: \"Aurora 64B\/66B v11.1 Product Guide.\" Oct. 2016."},{"key":"e_1_3_2_1_10_1","volume-title":"IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter","author":"McCalpin J.","year":"1995","unstructured":"J. McCalpin : \" Memory Bandwidth and Machine Balance in Current High Performance Computers \", IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter , Dec. 1995 . J. McCalpin: \"Memory Bandwidth and Machine Balance in Current High Performance Computers\", IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter, Dec. 1995."},{"key":"e_1_3_2_1_11_1","unstructured":"J. McCalpin: \"The STREAM2 Home Page.\" http:\/\/www.cs.virginia.edu\/stream\/stream2\/.  J. McCalpin: \"The STREAM2 Home Page.\" http:\/\/www.cs.virginia.edu\/stream\/stream2\/."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/140901.141896"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"M. Jacobsen et.al: \"RIFFA 2.1: A reusable integration framework for FPGA accelerators.\" ACM Transactions on Reconfigurable Technology and Systems (TRETS) Sep.2015.  M. Jacobsen et.al: \"RIFFA 2.1: A reusable integration framework for FPGA accelerators.\" ACM Transactions on Reconfigurable Technology and Systems (TRETS) Sep.2015.","DOI":"10.1145\/2815631"}],"event":{"name":"HEART2017: The 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","sponsor":["Ruhr-Universit\u00e4t Bochum Ruhr-Universit\u00e4t Bochum"],"location":"Bochum Germany","acronym":"HEART2017"},"container-title":["Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3120895.3120917","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3120895.3120917","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:05:05Z","timestamp":1750273505000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3120895.3120917"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,7]]},"references-count":13,"alternative-id":["10.1145\/3120895.3120917","10.1145\/3120895"],"URL":"https:\/\/doi.org\/10.1145\/3120895.3120917","relation":{},"subject":[],"published":{"date-parts":[[2017,6,7]]},"assertion":[{"value":"2017-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}