{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:44Z","timestamp":1750308584092,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,7]],"date-time":"2017-06-07T00:00:00Z","timestamp":1496793600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003593","name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","doi-asserted-by":"publisher","award":["290009\/2014-6"],"award-info":[{"award-number":["290009\/2014-6"]}],"id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,7]]},"DOI":"10.1145\/3120895.3120920","type":"proceedings-article","created":{"date-parts":[[2017,12,29]],"date-time":"2017-12-29T14:22:01Z","timestamp":1514557321000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Access Network Generation for Efficient Debugging of FPGAs"],"prefix":"10.1145","author":[{"given":"Habib ul Hasan","family":"Khan","sequence":"first","affiliation":[{"name":"Ruhr-University Bochum, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thom\u00e1s","family":"Grimm","sequence":"additional","affiliation":[{"name":"Ruhr-University Bochum, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"H\u00fcbner","sequence":"additional","affiliation":[{"name":"Ruhr-University Bochum, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diana","family":"G\u00f6hringer","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435272"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145720"},{"key":"e_1_3_2_1_3_1","volume-title":"Embedded logic analyzer for a programmable logic device.\" U.S. Patent No. 6,389,558","author":"Herrmann G.","year":"2002","unstructured":"A. Herrmann and G. Nugent . \" Embedded logic analyzer for a programmable logic device.\" U.S. Patent No. 6,389,558 . 14 May 2002 . A. Herrmann and G. Nugent. \"Embedded logic analyzer for a programmable logic device.\" U.S. Patent No. 6,389,558. 14 May 2002."},{"key":"e_1_3_2_1_4_1","volume-title":"Patent No. 5,680,583","author":"Kuijsten U.S.","year":"1997","unstructured":"H. Kuijsten . \"Method and apparatus for a trace buffer in an emulation system.\" U.S. Patent No. 5,680,583 . 21 Oct. 1997 . H. Kuijsten. \"Method and apparatus for a trace buffer in an emulation system.\" U.S. Patent No. 5,680,583. 21 Oct. 1997."},{"key":"e_1_3_2_1_5_1","volume-title":"Symposium on Circuits and Systems (ISCAS)","author":"Quinton R.","year":"2005","unstructured":"Quinton , Bradley R. , and Steven JE Wilton . \"Concentrator access networks for programmable logic cores on SoCs.\" In Proc. of the Int . Symposium on Circuits and Systems (ISCAS) , 2005 . Quinton, Bradley R., and Steven JE Wilton. \"Concentrator access networks for programmable logic cores on SoCs.\" In Proc. of the Int. Symposium on Circuits and Systems (ISCAS), 2005."},{"key":"e_1_3_2_1_6_1","volume-title":"Proc. of the Int. Conference on ReConFigurable Computing and FPGAs (ReConFig). IEEE","author":"Khan D.","year":"2016","unstructured":"H.H. Khan and D. G\u00f6hringer . \" FPGA Debugging by a Device Start and Stop Approach \". In Proc. of the Int. Conference on ReConFigurable Computing and FPGAs (ReConFig). IEEE , 2016 . H.H. Khan and D. G\u00f6hringer. \"FPGA Debugging by a Device Start and Stop Approach\". In Proc. of the Int. Conference on ReConFigurable Computing and FPGAs (ReConFig). IEEE, 2016."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44687-7_50"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339240"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776059"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1142\/5655"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0076-5392(08)62462-5"},{"key":"e_1_3_2_1_12_1","unstructured":"Pinsker Mark S. \"On the complexity of a concentrator.\" 7th International Telegraphic Conference. Vol. 4. 1973.  Pinsker Mark S. \"On the complexity of a concentrator.\" 7th International Telegraphic Conference. Vol. 4. 1973."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1979.tb02972.x"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7294023"},{"key":"e_1_3_2_1_15_1","unstructured":"IP-XACT Recommended Vendor Extensions to IEEE 1685-2014 (IP-XACT)  IP-XACT Recommended Vendor Extensions to IEEE 1685-2014 (IP-XACT)"},{"key":"e_1_3_2_1_16_1","volume-title":"Field-Programmable Technology, 45--48","author":"Quinton S. J. E.","year":"2005","unstructured":"B. R. Quinton , S. J. E. Wilton . \"Post-Silicon Debug Using Programmable Logic Cores\". Field-Programmable Technology, 45--48 , 2005 B. R. Quinton, S. J. E. Wilton. \"Post-Silicon Debug Using Programmable Logic Cores\". Field-Programmable Technology, 45--48, 2005"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Narasimha Madihally J. \"A recursive concentrator structure with applications to self-routing switching networks.\" IEEE transactions on communications 42.234 (1994).  Narasimha Madihally J. \"A recursive concentrator structure with applications to self-routing switching networks.\" IEEE transactions on communications 42.234 (1994).","DOI":"10.1109\/TCOMM.1994.580197"},{"key":"e_1_3_2_1_18_1","volume-title":"Patent No. 5,768,152","author":"Battaline P.","year":"1998","unstructured":"Battaline , Robert P. , Performance monitoring through JTAG 1149.1 interface.\" U.S. Patent No. 5,768,152 . 16 Jun. 1998 . Battaline, Robert P., et al. \"Performance monitoring through JTAG 1149.1 interface.\" U.S. Patent No. 5,768,152. 16 Jun. 1998."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2016.7792922"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.104"},{"key":"e_1_3_2_1_21_1","first-page":"2010","author":"Standard Structure","year":"2009","unstructured":"Standard Structure for Packaging, Integrating , and Reusing IP within Tool Flows , Std. IEEE Std. 1685-- 2009 , 2010 . Standard Structure for Packaging, Integrating, and Reusing IP within Tool Flows, Std. IEEE Std. 1685--2009, 2010.","journal-title":"Std. IEEE Std. 1685--"},{"key":"e_1_3_2_1_22_1","first-page":"1","volume-title":"Workshop on Model Based Engineering for Embedded Systems Design (M-BED 2011","author":"Le Tallec","year":"2011","unstructured":"J.-F. Le Tallec , et al., \" Combining System C, IP-XACT and UML\/MARTE in model-based So C design\". Workshop on Model Based Engineering for Embedded Systems Design (M-BED 2011 ), Grenoble, France , 2011 , pp. 1 -- 6 . J.-F. Le Tallec, et al., \"Combining SystemC, IP-XACT and UML\/MARTE in model-based SoC design\". Workshop on Model Based Engineering for Embedded Systems Design (M-BED 2011), Grenoble, France, 2011, pp. 1--6."}],"event":{"name":"HEART2017: The 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","sponsor":["Ruhr-Universit\u00e4t Bochum Ruhr-Universit\u00e4t Bochum"],"location":"Bochum Germany","acronym":"HEART2017"},"container-title":["Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3120895.3120920","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3120895.3120920","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:05:05Z","timestamp":1750273505000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3120895.3120920"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,7]]},"references-count":22,"alternative-id":["10.1145\/3120895.3120920","10.1145\/3120895"],"URL":"https:\/\/doi.org\/10.1145\/3120895.3120920","relation":{},"subject":[],"published":{"date-parts":[[2017,6,7]]},"assertion":[{"value":"2017-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}