{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:43Z","timestamp":1750308583302,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,7]],"date-time":"2017-06-07T00:00:00Z","timestamp":1496793600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,7]]},"DOI":"10.1145\/3120895.3120922","type":"proceedings-article","created":{"date-parts":[[2017,12,29]],"date-time":"2017-12-29T14:22:01Z","timestamp":1514557321000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["HLS Compilation for CPU Interlays"],"prefix":"10.1145","author":[{"given":"Jose Raul Garcia","family":"Ordaz","sequence":"first","affiliation":[{"name":"School of Computer Science, The University of Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dirk","family":"Koch","sequence":"additional","affiliation":[{"name":"School of Computer Science, The University of Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"ARM Infocenter \" www.arm.com.  \"ARM Infocenter \" www.arm.com."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339687"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2090543"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"e_1_3_2_1_5_1","first-page":"33","article-title":"LegUp:High-Level Synthesis for FPGA-Based Processor\/Accelerator Systems","author":"Canis A.","year":"2011","unstructured":"A. Canis , \" LegUp:High-Level Synthesis for FPGA-Based Processor\/Accelerator Systems ,\" ACM FPGA 2011 , pp. 33 -- 36 , 2011. A. Canis et al., \"LegUp:High-Level Synthesis for FPGA-Based Processor\/Accelerator Systems,\" ACM FPGA 2011, pp. 33--36, 2011.","journal-title":"ACM FPGA"},{"key":"e_1_3_2_1_6_1","first-page":"2016","article-title":"SDSoC: A Higher-level Programming Environment for Zynq SoC and Ultrascale+ MPSoC","author":"Kathail V.","year":"2016","unstructured":"V. Kathail , \" SDSoC: A Higher-level Programming Environment for Zynq SoC and Ultrascale+ MPSoC ,\" ACM FPGA 2016 , 2016 . V. Kathail et al., \"SDSoC: A Higher-level Programming Environment for Zynq SoC and Ultrascale+ MPSoC,\" ACM FPGA 2016, 2016.","journal-title":"ACM FPGA"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_8_1","first-page":"1192","article-title":"CHStone: A Benchmark Program Suite for Practical C-based High-Level Synthesis","author":"Hara Y.","year":"2008","unstructured":"Y. Hara , \" CHStone: A Benchmark Program Suite for Practical C-based High-Level Synthesis ,\" IEEE International Symposium on Circuits and Systems , pp. 1192 -- 1195 , 2008 . Y. Hara et al., \"CHStone: A Benchmark Program Suite for Practical C-based High-Level Synthesis,\" IEEE International Symposium on Circuits and Systems, pp. 1192--1195, 2008.","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"e_1_3_2_1_9_1","volume-title":"Making a Case for an ARM Cortex-A9 CPU Interlay Replacing the NEON SIMD Unit,\" IEEE FPL","author":"Garcia-Ordaz J. R.","year":"2017","unstructured":"J. R. Garcia-Ordaz and D. Koch , \" Making a Case for an ARM Cortex-A9 CPU Interlay Replacing the NEON SIMD Unit,\" IEEE FPL , 2017 . J. R. Garcia-Ordaz and D. Koch, \"Making a Case for an ARM Cortex-A9 CPU Interlay Replacing the NEON SIMD Unit,\" IEEE FPL, 2017."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2014.6893220"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"e_1_3_2_1_12_1","first-page":"174","article-title":"High Speed Partial Run-Time Reconfiguration Using Enhanced ICAP Hard Macro test","author":"Hansen S. G.","year":"2011","unstructured":"S. G. Hansen , \" High Speed Partial Run-Time Reconfiguration Using Enhanced ICAP Hard Macro test ,\" IEEE IPDPSW , pp. 174 -- 180 , 2011 . S. G. Hansen et al., \"High Speed Partial Run-Time Reconfiguration Using Enhanced ICAP Hard Macro test,\" IEEE IPDPSW, pp. 174--180, 2011.","journal-title":"IEEE IPDPSW"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2007.27"},{"key":"e_1_3_2_1_14_1","volume-title":"Hacker's delight. Pearson Education","author":"Warren H. S.","year":"2013","unstructured":"H. S. Warren , Hacker's delight. Pearson Education , 2013 . H. S. Warren, Hacker's delight. Pearson Education, 2013."}],"event":{"name":"HEART2017: The 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","sponsor":["Ruhr-Universit\u00e4t Bochum Ruhr-Universit\u00e4t Bochum"],"location":"Bochum Germany","acronym":"HEART2017"},"container-title":["Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3120895.3120922","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3120895.3120922","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:05:05Z","timestamp":1750273505000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3120895.3120922"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,7]]},"references-count":14,"alternative-id":["10.1145\/3120895.3120922","10.1145\/3120895"],"URL":"https:\/\/doi.org\/10.1145\/3120895.3120922","relation":{},"subject":[],"published":{"date-parts":[[2017,6,7]]},"assertion":[{"value":"2017-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}