{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:08:56Z","timestamp":1750306136796,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,8,31]],"date-time":"2017-08-31T00:00:00Z","timestamp":1504137600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Ministry of Education and Sciences of the Republic of Serbia","award":["TR-32031"],"award-info":[{"award-number":["TR-32031"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,8,31]]},"DOI":"10.1145\/3123779.3123795","type":"proceedings-article","created":{"date-parts":[[2017,8,24]],"date-time":"2017-08-24T11:58:11Z","timestamp":1503575891000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Instructions energy consumption on a heterogeneous multicore platform"],"prefix":"10.1145","author":[{"given":"Momcilo","family":"Krunic","sequence":"first","affiliation":[{"name":"RT-RK, Novi Sad, Serbia"}]},{"given":"Jelena","family":"Kovacevic","sequence":"additional","affiliation":[{"name":"University of Novi Sad, Novi Sad, Serbia"}]},{"given":"Miroslav","family":"Popovic","sequence":"additional","affiliation":[{"name":"University of Novi Sad, Novi Sad, Serbia"}]},{"given":"Vlado","family":"Krunic","sequence":"additional","affiliation":[{"name":"University of Banja Luka, Banja Luka, Republic of Srpska"}]}],"member":"320","published-online":{"date-parts":[[2017,8,31]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/92.335012"},{"key":"e_1_3_2_1_2_1","first-page":"317","volume-title":"Challenges for architectural level power modeling,\" in Power aware computing","author":"Sung N.","year":"2002","unstructured":"N. Sung , T. Austin , T. Mudge and D. Grunwald , \" Challenges for architectural level power modeling,\" in Power aware computing , New York , Springer US , 2002 , pp. 317 -- 338 . N. Sung, T. Austin, T. Mudge and D. Grunwald, \"Challenges for architectural level power modeling,\" in Power aware computing, New York, Springer US, 2002, pp. 317--338."},{"key":"e_1_3_2_1_3_1","volume-title":"2016 IEEE International Conference on","author":"Krunic M.","year":"2016","unstructured":"M. Krunic , I. Povazan , M. Popovic and J. Kovacevic , \" Data Flow CAD Tool for Firm1w are Development and Power Consumption Estimation in Multi-core Hearing Aids,\" in Consumer Electronics (ICCE) , 2016 IEEE International Conference on , Las Vegas, NV. , 2016 . M. Krunic, I. Povazan, M. Popovic and J. Kovacevic, \"Data Flow CAD Tool for Firm1w are Development and Power Consumption Estimation in Multi-core Hearing Aids,\" in Consumer Electronics (ICCE), 2016 IEEE International Conference on, Las Vegas, NV., 2016."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.5755\/j01.eie.22.3.15313"},{"unstructured":"M. Krunic I. Povazan J. Kovacevic and V. Krunic \"An Empirical Methodology for Power Analysis of CMOS integrated circuits\" Elektronika ir Elektrotechnika ISSN: 1392--1215 unpublished.  M. Krunic I. Povazan J. Kovacevic and V. Krunic \"An Empirical Methodology for Power Analysis of CMOS integrated circuits\" Elektronika ir Elektrotechnika ISSN: 1392--1215 unpublished.","key":"e_1_3_2_1_5_1"},{"volume-title":"Faculty of Technical Sciences","author":"Krunic M.","unstructured":"M. Krunic . 2016. {Reference contains Cyrillic which could not be displayed.} ePh. D. Dissertation . Faculty of Technical Sciences , University of Novi Sad , Serbia. M. Krunic. 2016. {Reference contains Cyrillic which could not be displayed.} ePh.D. Dissertation. Faculty of Technical Sciences, University of Novi Sad, Serbia.","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","first-page":"09","article-title":"Methodology for measuring the static power dissipation of embedded DSP platform","volume":"2016","author":"Krunic M.","year":"2016","unstructured":"M. Krunic , N. Cetic , M. Popovic and J. Kovacevic , \" Methodology for measuring the static power dissipation of embedded DSP platform \". Serbia Patent P- 2016\/0787 , 20 09 2016 . M. Krunic, N. Cetic, M. Popovic and J. Kovacevic, \"Methodology for measuring the static power dissipation of embedded DSP platform\". Serbia Patent P-2016\/0787, 20 09 2016.","journal-title":"Serbia Patent P-"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/224486.224525"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1016\/j.micpro.2010.08.006"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/TIM.2004.830784"},{"key":"e_1_3_2_1_11_1","volume-title":"Proc. Of the Intl. Conf. on Advances in Computing and Information Technology---ACIT 2014","author":"Joshi P.","year":"2014","unstructured":"P. V. Joshi and K.S.Gurumurthy, \"Software Power Analysis for Embedded DSP Software ,\" in Proc. Of the Intl. Conf. on Advances in Computing and Information Technology---ACIT 2014 , Bangkok, Thailand , 2014 . P. V.Joshi and K.S.Gurumurthy, \"Software Power Analysis for Embedded DSP Software,\" in Proc. Of the Intl. Conf. on Advances in Computing and Information Technology---ACIT 2014, Bangkok, Thailand, 2014."},{"key":"e_1_3_2_1_12_1","volume-title":"Sorrento","author":"Konstantakos V.","year":"2006","unstructured":"V. Konstantakos , A. Chatzigeorgiou , S. Nikolaidis and T. Laopoulos , \" Energy consumption estimation in embedded systems,\" in IMTC 2006 -- Instrumentation and Measurement Technology Conference , Sorrento , Italy , 2006 . V. Konstantakos, A. Chatzigeorgiou, S. Nikolaidis and T. Laopoulos, \"Energy consumption estimation in embedded systems,\" in IMTC 2006 -- Instrumentation and Measurement Technology Conference, Sorrento, Italy, 2006."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/TIM.2007.913724"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1007\/978-1-4757-6217-4_17","volume-title":"Software Energy Profiling,\" in Power Aware Computing","author":"Sinha A.","year":"2002","unstructured":"A. Sinha and A. Chandrakasan , \" Software Energy Profiling,\" in Power Aware Computing , New York , Springer US , 2002 , pp. 339 -- 359 . A. Sinha and A. Chandrakasan, \"Software Energy Profiling,\" in Power Aware Computing, New York, Springer US, 2002, pp. 339--359."},{"volume-title":"An Accurate Instruction-Level Energy Estimation Model and Tool for Embedded Systems,\" IEEE transactions on instrumentation and measurement","author":"Bazzaz M.","unstructured":"M. Bazzaz , M. Salehi and A. Ejlali , \" An Accurate Instruction-Level Energy Estimation Model and Tool for Embedded Systems,\" IEEE transactions on instrumentation and measurement , vol. 62 , no. 7, pp. 1927--1934, 2013. M. Bazzaz, M. Salehi and A. Ejlali, \"An Accurate Instruction-Level Energy Estimation Model and Tool for Embedded Systems,\" IEEE transactions on instrumentation and measurement, vol. 62, no. 7, pp. 1927--1934, 2013.","key":"e_1_3_2_1_15_1"},{"key":"e_1_3_2_1_16_1","first-page":"14","volume-title":"Thessaloniki, Energy-Aware System-on-chip design of the HIPERLAN\/2 standard","author":"Nikolaidis S.","year":"2002","unstructured":"S. Nikolaidis , N. Kavvadias and P. Neofotistos , \" Base instruction cost measurements,\" in Instruction level power measurements and analysis , Thessaloniki, Energy-Aware System-on-chip design of the HIPERLAN\/2 standard , 2002 , pp. 14 -- 15 . S. Nikolaidis, N. Kavvadias and P. Neofotistos, \"Base instruction cost measurements,\" in Instruction level power measurements and analysis, Thessaloniki, Energy-Aware System-on-chip design of the HIPERLAN\/2 standard, 2002, pp. 14--15."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/2208828.2208840"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/ICETET.2013.12"},{"key":"e_1_3_2_1_19_1","volume-title":"CMOS Circuit Design, Layout, and Simulation","author":"Baker R.","year":"2011","unstructured":"R. Baker , CMOS Circuit Design, Layout, and Simulation . IEEE PRESS , 2011 . R. Baker, CMOS Circuit Design, Layout, and Simulation. IEEE PRESS, 2011."},{"unstructured":"R. Oshana \"Power Optimization Techniques Using DSP.\" in DSP Software Development Techniques for Embedded and Real-Time Systems Robert Oshana 234--242. 2016.  R. Oshana \"Power Optimization Techniques Using DSP.\" in DSP Software Development Techniques for Embedded and Real-Time Systems Robert Oshana 234--242. 2016.","key":"e_1_3_2_1_20_1"},{"volume-title":"Brandenburg University of Technology Cottbus-Senftenberg","author":"Panic G.","unstructured":"G. Panic . 2014. \"Methodology for Designing Low Power Sensor Node Hardware Systems\" Ph. D. Dissertation . Brandenburg University of Technology Cottbus-Senftenberg , University in Senftenberg , Germany. G. Panic. 2014. \"Methodology for Designing Low Power Sensor Node Hardware Systems\" Ph.D. Dissertation. Brandenburg University of Technology Cottbus-Senftenberg, University in Senftenberg, Germany.","key":"e_1_3_2_1_21_1"},{"key":"e_1_3_2_1_22_1","volume-title":"Power-Driven Microarch. Workshop in Conjunction with Int. Symp. Comput. Arch","author":"Klass B.","year":"1998","unstructured":"B. Klass , D. E. Thomas , H. Schmit and D. F. Nagle , \" Modeling interinstruction energy effects in a digital signal processor,\" in Proc. Digital Signal Processor , Power-Driven Microarch. Workshop in Conjunction with Int. Symp. Comput. Arch , Barcelona, Spain , Jun. 1998 . B. Klass, D. E. Thomas, H. Schmit and D. F. Nagle, \"Modeling interinstruction energy effects in a digital signal processor,\" in Proc. Digital Signal Processor, Power-Driven Microarch. Workshop in Conjunction with Int. Symp. Comput. Arch, Barcelona, Spain, Jun. 1998."},{"key":"e_1_3_2_1_23_1","first-page":"15","volume-title":"Thessaloniki, Energy-Aware SYstem-on-chip design of the HIPERLAN\/2 standard","author":"Nikolaidis S.","year":"2002","unstructured":"S. Nikolaidis , N. Kavvadias and P. Neofotistos , \" Inter-instruction effect cost measurements,\" in Instruction level power measurements and analysis , Thessaloniki, Energy-Aware SYstem-on-chip design of the HIPERLAN\/2 standard , 2002 , pp. 15 -- 16 . S. Nikolaidis, N. Kavvadias and P. Neofotistos, \"Inter-instruction effect cost measurements,\" in Instruction level power measurements and analysis, Thessaloniki, Energy-Aware SYstem-on-chip design of the HIPERLAN\/2 standard, 2002, pp. 15--16."}],"event":{"sponsor":["SIGAPP ACM Special Interest Group on Applied Computing","SIGOPS ACM Special Interest Group on Operating Systems","SIGSOFT ACM Special Interest Group on Software Engineering"],"acronym":"ECBS '17","name":"ECBS '17: Fifth European Conference on the Engineering of Computer Based Systems","location":"Larnaca Cyprus"},"container-title":["Proceedings of the Fifth European Conference on the Engineering of Computer-Based Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123779.3123795","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123779.3123795","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:37:20Z","timestamp":1750217840000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123779.3123795"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8,31]]},"references-count":23,"alternative-id":["10.1145\/3123779.3123795","10.1145\/3123779"],"URL":"https:\/\/doi.org\/10.1145\/3123779.3123795","relation":{},"subject":[],"published":{"date-parts":[[2017,8,31]]},"assertion":[{"value":"2017-08-31","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}