{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:35:34Z","timestamp":1773192934435,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1332598"],"award-info":[{"award-number":["1332598"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3123939.3123942","type":"proceedings-article","created":{"date-parts":[[2017,11,20]],"date-time":"2017-11-20T14:31:12Z","timestamp":1511188272000},"page":"436-448","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":48,"title":["Multiperspective reuse prediction"],"prefix":"10.1145","author":[{"given":"Daniel A.","family":"Jim\u00e9nez","sequence":"first","affiliation":[{"name":"Texas A&M University"}]},{"given":"Elvira","family":"Teran","sequence":"additional","affiliation":[{"name":"Intel Labs"}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1061267.1061271"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.43"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"key":"e_1_3_2_1_4_1","volume-title":"Hot Chips: A Symposium on High Performance Chips","author":"Burgess Brad","year":"2016","unstructured":"Brad Burgess . 2016 . Samsung's Exynos-M1 CPU . In Hot Chips: A Symposium on High Performance Chips ( Cupertino, California). Brad Burgess. 2016. Samsung's Exynos-M1 CPU. In Hot Chips: A Symposium on High Performance Chips (Cupertino, California)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/2567709.2502606"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.43"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2248487.2150982"},{"key":"e_1_3_2_1_8_1","unstructured":"Agner Fog. 2014. The Microarchitecture of Intel AMD and VIA CPUs. http:\/\/www.agner.org\/optimize\/microarchitecture.pdf. (2014).  Agner Fog. 2014. The Microarchitecture of Intel AMD and VIA CPUs. http:\/\/www.agner.org\/optimize\/microarchitecture.pdf. (2014)."},{"key":"e_1_3_2_1_9_1","volume-title":"FIESTA: A Sample-Balanced Multi-Program Workload Methodology. In Workshop on Modeling, Benchmarking and Simulation (MoBS)","author":"Hilton Andrew","year":"2009","unstructured":"Andrew Hilton , Neeraj Eswaran , and Amir Roth . 2009 . FIESTA: A Sample-Balanced Multi-Program Workload Methodology. In Workshop on Modeling, Benchmarking and Simulation (MoBS) ( Austin, Texas). Andrew Hilton, Neeraj Eswaran, and Amir Roth. 2009. FIESTA: A Sample-Balanced Multi-Program Workload Methodology. In Workshop on Modeling, Benchmarking and Simulation (MoBS) (Austin, Texas)."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545239"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.17"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540733"},{"key":"e_1_3_2_1_14_1","volume-title":"Cache Replacement Based on Reuse-Distance Prediction. In In Proceedings of the 25th International Conference on Computer Design (ICCD-2007)","author":"Keramidas Georgios","year":"2007","unstructured":"Georgios Keramidas , Pavlos Petoumenos , and Stefanos Kaxiras . 2007 . Cache Replacement Based on Reuse-Distance Prediction. In In Proceedings of the 25th International Conference on Computer Design (ICCD-2007) . 245--250. Georgios Keramidas, Pavlos Petoumenos, and Stefanos Kaxiras. 2007. Cache Replacement Based on Reuse-Distance Prediction. In In Proceedings of the 25th International Conference on Computer Design (ICCD-2007). 245--250."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339669"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/384285.379259"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264211"},{"key":"e_1_3_2_1_21_1","volume-title":"Mowry","author":"Pekhimenko Gennady","year":"2015","unstructured":"Gennady Pekhimenko , Tyler Huberty , Rui Cai , Onur Mutlu , Phillip B. Gibbons , Michael A. Kozuch , and Todd C . Mowry . 2015 . Exploiting compressed block size as an indicator of future reuse.. In HPCA. IEEE , 51--63. Gennady Pekhimenko, Tyler Huberty, Rui Cai, Onur Mutlu, Phillip B. Gibbons, Michael A. Kozuch, and Todd C. Mowry. 2015. Exploiting compressed block size as an indicator of future reuse.. In HPCA. IEEE, 51--63."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/885651.781076"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.1"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054949"},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of the Workshop on Complexity Effective Design (WCED).","author":"Tarjan David","unstructured":"David Tarjan , Kevin Skadron , and M. Stan . 2004. An Ahead Pipelined Alloyed Perceptron with Single Cycle Access Time . In Proceedings of the Workshop on Complexity Effective Design (WCED). David Tarjan, Kevin Skadron, and M. Stan. 2004. An Ahead Pipelined Alloyed Perceptron with Single Cycle Access Time. In Proceedings of the Workshop on Complexity Effective Design (WCED)."},{"key":"e_1_3_2_1_27_1","volume-title":"Minimal Disturbance Placement and Promotion. In 2016 IEEE 22nd International Symposium on High Performance Computer Architecture (HPCA).","author":"Teran Elvira","unstructured":"Elvira Teran , Yingying Tian , Zhe Wang , and Daniel A. Jim\u00e9nez . 2016 . Minimal Disturbance Placement and Promotion. In 2016 IEEE 22nd International Symposium on High Performance Computer Architecture (HPCA). Elvira Teran, Yingying Tian, Zhe Wang, and Daniel A. Jim\u00e9nez. 2016. Minimal Disturbance Placement and Promotion. In 2016 IEEE 22nd International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_28_1","volume-title":"Proceedings of the 49th ACM\/IEEE International Symposium on Microarchitecture (MICRO-49)","author":"Teran Elvira","unstructured":"Elvira Teran , Zhe Wang , and Daniel A. Jim\u00e9nez . 2016. Perceptron Learning for Reuse Prediction . In Proceedings of the 49th ACM\/IEEE International Symposium on Microarchitecture (MICRO-49) . Elvira Teran, Zhe Wang, and Daniel A. Jim\u00e9nez. 2016. Perceptron Learning for Reuse Prediction. In Proceedings of the 49th ACM\/IEEE International Symposium on Microarchitecture (MICRO-49)."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Cambridge Massachusetts","acronym":"MICRO-50","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123942","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3123942","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3123942","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:30Z","timestamp":1750217430000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123942"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":29,"alternative-id":["10.1145\/3123939.3123942","10.1145\/3123939"],"URL":"https:\/\/doi.org\/10.1145\/3123939.3123942","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}