{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T21:22:30Z","timestamp":1782854550247,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":89,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Semiconductor Research Corporation"},{"name":"Intel Science and Technology Center for Cloud Computing"},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3123939.3123945","type":"proceedings-article","created":{"date-parts":[[2017,10,4]],"date-time":"2017-10-04T18:06:06Z","timestamp":1507140366000},"page":"27-40","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":52,"title":["Detecting and mitigating data-dependent DRAM failures by exploiting current memory content"],"prefix":"10.1145","author":[{"given":"Samira","family":"Khan","sequence":"first","affiliation":[{"name":"University of Virginia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chris","family":"Wilkerson","sequence":"additional","affiliation":[{"name":"Intel Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhe","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alaa R.","family":"Alameldeen","sequence":"additional","affiliation":[{"name":"Intel Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Donghyuk","family":"Lee","sequence":"additional","affiliation":[{"name":"Nvidia Research"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"STREAM Benchmark \" http:\/\/www.streambench.org\/.  \"STREAM Benchmark \" http:\/\/www.streambench.org\/."},{"key":"e_1_3_2_1_2_1","unstructured":"\"Oral history of Joel Karp \" Computer History Museum 2003.  \"Oral history of Joel Karp \" Computer History Museum 2003."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_3_2_1_5_1","volume-title":"Al-Ars et al., \"Effects of bit line coupling on the faulty behavior of DRAMs,\" in VTS","author":"Z.","year":"2004","unstructured":"Z. Al-Ars et al., \"Effects of bit line coupling on the faulty behavior of DRAMs,\" in VTS , 2004 . Z. Al-Ars et al., \"Effects of bit line coupling on the faulty behavior of DRAMs,\" in VTS, 2004."},{"key":"e_1_3_2_1_6_1","volume-title":"Chapman & Hall\/CRC Monographs on Statistics & Applied Probability","author":"Arnold B.","year":"1983","unstructured":"B. Arnold , Pareto distributions . Chapman & Hall\/CRC Monographs on Statistics & Applied Probability , 1983 . B. Arnold, Pareto distributions. Chapman & Hall\/CRC Monographs on Statistics & Applied Probability, 1983."},{"key":"e_1_3_2_1_7_1","volume-title":"Characterization of data retention faults in DRAM devices,\" in DFT","author":"Bacchini A.","year":"2014","unstructured":"A. Bacchini , \" Characterization of data retention faults in DRAM devices,\" in DFT , 2014 . A. Bacchini et al., \"Characterization of data retention faults in DRAM devices,\" in DFT, 2014."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1384529.1375484"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1214\/aoms\/1177704147"},{"key":"e_1_3_2_1_10_1","volume-title":"Characterization of silent stores,\" in PACT","author":"Bell G. B.","year":"2000","unstructured":"G. B. Bell , \" Characterization of silent stores,\" in PACT , 2000 . G. B. Bell et al., \"Characterization of silent stores,\" in PACT, 2000."},{"key":"e_1_3_2_1_11_1","volume-title":"Defect analysis and cost-effective resilience architecture for future DRAM devices,\" in HPCA","author":"Cha S.","year":"2017","unstructured":"S. Cha , \" Defect analysis and cost-effective resilience architecture for future DRAM devices,\" in HPCA , 2017 . S. Cha et al., \"Defect analysis and cost-effective resilience architecture for future DRAM devices,\" in HPCA, 2017."},{"key":"e_1_3_2_1_12_1","volume-title":"Exploiting Expendable Process-margins in DRAMs for Run-time Performance Optimization,\" in DATE","author":"Chandrasekar K.","year":"2014","unstructured":"K. Chandrasekar , \" Exploiting Expendable Process-margins in DRAMs for Run-time Performance Optimization,\" in DATE , 2014 . K. Chandrasekar et al., \"Exploiting Expendable Process-margins in DRAMs for Run-time Performance Optimization,\" in DATE, 2014."},{"key":"e_1_3_2_1_13_1","volume-title":"CMU","author":"Chang K. K.","year":"2017","unstructured":"K. K. Chang , \"Understanding and improving the latency of DRAM-based memory systems,\" Ph.D. dissertation , CMU , 2017 . K. K. Chang, \"Understanding and improving the latency of DRAM-based memory systems,\" Ph.D. dissertation, CMU, 2017."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"e_1_3_2_1_15_1","volume-title":"Improving DRAM performance by parallelizing refreshes with accesses,\" in HPCA","author":"Chang K. K.","year":"2014","unstructured":"K. K. Chang , \" Improving DRAM performance by parallelizing refreshes with accesses,\" in HPCA , 2014 . K. K. Chang et al., \"Improving DRAM performance by parallelizing refreshes with accesses,\" in HPCA, 2014."},{"key":"e_1_3_2_1_16_1","volume-title":"Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM,\" in HPCA","author":"Chang K. K.","year":"2016","unstructured":"K. K. Chang , \" Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM,\" in HPCA , 2016 . K. K. Chang et al., \"Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM,\" in HPCA, 2016."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078590"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/90.650143"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/233008.233019"},{"key":"e_1_3_2_1_20_1","volume-title":"ChargeCache: Reducing DRAM Latency by Exploiting Row Access Locality,\" in HPCA","author":"Hassan H.","year":"2016","unstructured":"H. Hassan , \" ChargeCache: Reducing DRAM Latency by Exploiting Row Access Locality,\" in HPCA , 2016 . H. Hassan et al., \"ChargeCache: Reducing DRAM Latency by Exploiting Row Access Locality,\" in HPCA, 2016."},{"key":"e_1_3_2_1_21_1","volume-title":"SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies,\" in HPCA","author":"Hassan H.","year":"2017","unstructured":"H. Hassan , \" SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies,\" in HPCA , 2017 . H. Hassan et al., \"SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies,\" in HPCA, 2017."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7958-2"},{"key":"e_1_3_2_1_23_1","volume-title":"Accelerating pointer chasing in 3D-stacked memory: Challenges, mechanisms, evaluation,\" in ICCD","author":"Hsieh K.","year":"2016","unstructured":"K. Hsieh , \" Accelerating pointer chasing in 3D-stacked memory: Challenges, mechanisms, evaluation,\" in ICCD , 2016 . K. Hsieh et al., \"Accelerating pointer chasing in 3D-stacked memory: Challenges, mechanisms, evaluation,\" in ICCD, 2016."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2248487.2150989"},{"key":"e_1_3_2_1_25_1","volume-title":"ESKIMO - Energy savings using semantic knowledge of inconsequential memory occupancy for DRAM subsystem,\" in ISCA","author":"Isen C.","year":"2009","unstructured":"C. Isen and L. John , \" ESKIMO - Energy savings using semantic knowledge of inconsequential memory occupancy for DRAM subsystem,\" in ISCA , 2009 . C. Isen and L. John, \"ESKIMO - Energy savings using semantic knowledge of inconsequential memory occupancy for DRAM subsystem,\" in ISCA, 2009."},{"key":"e_1_3_2_1_26_1","volume-title":"JEDEC Standard: Low Power Double Data Rate 2 (LPDDR2)","author":"JEDEC","year":"2010","unstructured":"JEDEC , JEDEC Standard: Low Power Double Data Rate 2 (LPDDR2) , 2010 . JEDEC, JEDEC Standard: Low Power Double Data Rate 2 (LPDDR2), 2010."},{"key":"e_1_3_2_1_27_1","volume-title":"Standard No. 79--3F. DDR3 SDRAM Specification","author":"JEDEC","year":"2012","unstructured":"JEDEC , Standard No. 79--3F. DDR3 SDRAM Specification , 2012 . JEDEC, Standard No. 79--3F. DDR3 SDRAM Specification, 2012."},{"key":"e_1_3_2_1_28_1","volume-title":"Standard No. 79--4B. DDR4 SDRAM Specification","author":"JEDEC","year":"2017","unstructured":"JEDEC , Standard No. 79--4B. DDR4 SDRAM Specification , 2017 . JEDEC, Standard No. 79--4B. DDR4 SDRAM Specification, 2017."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989114"},{"key":"e_1_3_2_1_30_1","volume-title":"Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling,\" in The Memory Forum","author":"Kang U.","year":"2014","unstructured":"U. Kang , \" Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling,\" in The Memory Forum , 2014 . U. Kang et al., \"Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling,\" in The Memory Forum, 2014."},{"key":"e_1_3_2_1_31_1","volume-title":"PARBOR: An Efficient System-Level Technique to Detect Data-Dependent Failures in DRAM,\" in DSN","author":"Khan S.","year":"2016","unstructured":"S. Khan , \" PARBOR: An Efficient System-Level Technique to Detect Data-Dependent Failures in DRAM,\" in DSN , 2016 . S. Khan et al., \"PARBOR: An Efficient System-Level Technique to Detect Data-Dependent Failures in DRAM,\" in DSN, 2016."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2637364.2592000"},{"key":"e_1_3_2_1_33_1","volume-title":"A case for memory content-based detection and mitigation of data-dependent failures in DRAM,\" in IEEE CAL","author":"Khan S.","year":"2016","unstructured":"S. Khan , \" A case for memory content-based detection and mitigation of data-dependent failures in DRAM,\" in IEEE CAL , 2016 . S. Khan et al., \"A case for memory content-based detection and mitigation of data-dependent failures in DRAM,\" in IEEE CAL, 2016."},{"key":"e_1_3_2_1_34_1","volume-title":"MEMCON Data Repository, https:\/\/github.com\/samirakhan\/MEMCON-data","author":"Khan S.","year":"2017","unstructured":"S. Khan , MEMCON Data Repository, https:\/\/github.com\/samirakhan\/MEMCON-data , 2017 . S. Khan et al., MEMCON Data Repository, https:\/\/github.com\/samirakhan\/MEMCON-data, 2017."},{"key":"e_1_3_2_1_35_1","unstructured":"K. Kim \"Technology for sub-50nm DRAM and NAND flash manufacturing \" in IEDM 2005.  K. Kim \"Technology for sub-50nm DRAM and NAND flash manufacturing \" in IEDM 2005."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_2_1_37_1","volume-title":"Ramulator Repository, https:\/\/github.com\/CMU-SAFARI\/ramulator","author":"Kim Y.","year":"2015","unstructured":"Y. Kim , Ramulator Repository, https:\/\/github.com\/CMU-SAFARI\/ramulator , 2015 . Y. Kim et al., Ramulator Repository, https:\/\/github.com\/CMU-SAFARI\/ramulator, 2015."},{"key":"e_1_3_2_1_38_1","volume-title":"CMU","author":"Kim Y.","year":"2015","unstructured":"Y. Kim , \"Architectural techniques to enhance DRAM scaling,\" Ph.D. dissertation , CMU , 2015 . Y. Kim, \"Architectural techniques to enhance DRAM scaling,\" Ph.D. dissertation, CMU, 2015."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"e_1_3_2_1_40_1","volume-title":"ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers.\" in HPCA","author":"Kim Y.","year":"2010","unstructured":"Y. Kim , \" ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers.\" in HPCA , 2010 . Y. Kim et al., \"ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers.\" in HPCA, 2010."},{"key":"e_1_3_2_1_41_1","volume-title":"A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM,\" in ISCA","author":"Kim Y.","year":"2012","unstructured":"Y. Kim , \" A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM,\" in ISCA , 2012 . Y. Kim et al., \"A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM,\" in ISCA, 2012."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.51"},{"key":"e_1_3_2_1_43_1","volume-title":"CMU","author":"Lee D.","year":"2015","unstructured":"D. Lee , \"Reducing DRAM latency at low cost by exploiting heterogeneity,\" Ph.D. dissertation , CMU , 2015 . D. Lee, \"Reducing DRAM latency at low cost by exploiting heterogeneity,\" Ph.D. dissertation, CMU, 2015."},{"key":"e_1_3_2_1_44_1","volume-title":"Reducing DRAM latency by exploiting design-induced latency variation in modern DRAM chips,\" in ArXiv","author":"Lee D.","year":"2016","unstructured":"D. Lee , \" Reducing DRAM latency by exploiting design-induced latency variation in modern DRAM chips,\" in ArXiv , 2016 . D. Lee et al., \"Reducing DRAM latency by exploiting design-induced latency variation in modern DRAM chips,\" in ArXiv, 2016."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078533"},{"key":"e_1_3_2_1_46_1","volume-title":"Adaptive-latency DRAM: Optimizing DRAM timing for the common-case,\" in HPCA","author":"Lee D.","year":"2015","unstructured":"D. Lee , \" Adaptive-latency DRAM: Optimizing DRAM timing for the common-case,\" in HPCA , 2015 . D. Lee et al., \"Adaptive-latency DRAM: Optimizing DRAM timing for the common-case,\" in HPCA, 2015."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360133"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339678"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605401"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"e_1_3_2_1_52_1","volume-title":"RAIDR: Retention-Aware Intelligent DRAM Refresh,\" in ISCA","author":"Liu J.","year":"2012","unstructured":"J. Liu , \" RAIDR: Retention-Aware Intelligent DRAM Refresh,\" in ISCA , 2012 . J. Liu et al., \"RAIDR: Retention-Aware Intelligent DRAM Refresh,\" in ISCA, 2012."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961296.1950391"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.50"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0187"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.57"},{"key":"e_1_3_2_1_59_1","volume-title":"Challenges for the DRAM cell scaling to 40nm,\" in IEDM","author":"Mueller W.","year":"2005","unstructured":"W. Mueller , \" Challenges for the DRAM cell scaling to 40nm,\" in IEDM , 2005 . W. Mueller et al., \"Challenges for the DRAM cell scaling to 40nm,\" in IEDM, 2005."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485927"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"crossref","unstructured":"O. Mutlu \"The rowhammer problem and other issues we may face as memory becomes denser \" in DATE 2017.   O. Mutlu \"The rowhammer problem and other issues we may face as memory becomes denser \" in DATE 2017.","DOI":"10.23919\/DATE.2017.7927156"},{"key":"e_1_3_2_1_62_1","volume-title":"A systems architecture perspective,\" IMW","author":"Mutlu O.","year":"2013","unstructured":"O. Mutlu , \"Memory scaling : A systems architecture perspective,\" IMW , 2013 . O. Mutlu, \"Memory scaling: A systems architecture perspective,\" IMW, 2013."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.14529\/jsfi140302"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"e_1_3_2_1_66_1","volume-title":"The impact of data-line interference noise on DRAM scaling,\" JSSC","author":"Nakagome Y.","year":"1988","unstructured":"Y. Nakagome , \" The impact of data-line interference noise on DRAM scaling,\" JSSC , 1988 . Y. Nakagome et al., \"The impact of data-line interference noise on DRAM scaling,\" JSSC, 1988."},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080242"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/90.392383"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/885651.781076"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"e_1_3_2_1_72_1","volume-title":"An investigation into crosstalk noise in DRAM structures,\" in MTDT","author":"Redeker M.","year":"2002","unstructured":"M. Redeker , \" An investigation into crosstalk noise in DRAM structures,\" in MTDT , 2002 . M. Redeker et al., \"An investigation into crosstalk noise in DRAM structures,\" in MTDT, 2002."},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:CLUS.0000018564.05723.a2"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/2492101.1555372"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830820"},{"key":"e_1_3_2_1_79_1","volume-title":"Advances in Computers","author":"Seshadri V.","year":"2016","unstructured":"V. Seshadri and O. Mutlu , Simple Operations in Memory to Reduce Data Movement . Advances in Computers , 2016 . V. Seshadri and O. Mutlu, Simple Operations in Memory to Reduce Data Movement. Advances in Computers, 2016."},{"key":"e_1_3_2_1_80_1","volume-title":"CPU2006","author":"SPEC","year":"2006","unstructured":"SPEC CPU2006 , \"Standard Performance Evaluation Corporation,\" http:\/\/www.spec.org\/cpu 2006 . SPEC CPU2006, \"Standard Performance Evaluation Corporation,\" http:\/\/www.spec.org\/cpu2006."},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694348"},{"key":"e_1_3_2_1_82_1","volume-title":"A Study of DRAM Failures in the Field,\" in SC","author":"Sridharan V.","year":"2012","unstructured":"V. Sridharan and D. Liberty , \" A Study of DRAM Failures in the Field,\" in SC , 2012 . V. Sridharan and D. Liberty, \"A Study of DRAM Failures in the Field,\" in SC, 2012."},{"key":"e_1_3_2_1_83_1","volume-title":"Elastic refresh: Techniques to mitigate refresh penalties in high density memory,\" in ISCA","author":"Stuecheli J.","year":"2010","unstructured":"J. Stuecheli , \" Elastic refresh: Techniques to mitigate refresh penalties in high density memory,\" in ISCA , 2010 . J. Stuecheli et al., \"Elastic refresh: Techniques to mitigate refresh penalties in high density memory,\" in ISCA, 2010."},{"key":"e_1_3_2_1_84_1","unstructured":"Transaction Processing Performance Council \"TPC 2011 \" http:\/\/www.tpc.org\/.  Transaction Processing Performance Council \"TPC 2011 \" http:\/\/www.tpc.org\/."},{"key":"e_1_3_2_1_85_1","volume-title":"Address and Data Scrambling: Causes and Impact on Memory Tests,\" in DELTA","author":"van de Goor A. J.","year":"2002","unstructured":"A. J. van de Goor and I. Schanstra , \" Address and Data Scrambling: Causes and Impact on Memory Tests,\" in DELTA , 2002 . A. J. van de Goor and I. Schanstra, \"Address and Data Scrambling: Causes and Impact on Memory Tests,\" in DELTA, 2002."},{"key":"e_1_3_2_1_86_1","volume-title":"Retention-Aware Placement in DRAM (RAPID): Software Methods for Quasi-Non-Volatile DRAM,\" in HPCA","author":"Venkatesan R.","year":"2006","unstructured":"R. Venkatesan , \" Retention-Aware Placement in DRAM (RAPID): Software Methods for Quasi-Non-Volatile DRAM,\" in HPCA , 2006 . R. Venkatesan et al., \"Retention-Aware Placement in DRAM (RAPID): Software Methods for Quasi-Non-Volatile DRAM,\" in HPCA, 2006."},{"key":"e_1_3_2_1_87_1","volume-title":"ML605 Hardware User Guide","year":"2012","unstructured":"Xilinx , ML605 Hardware User Guide , 2012 . Xilinx, ML605 Hardware User Guide, 2012."},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736064"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124555"}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Cambridge Massachusetts","acronym":"MICRO-50","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123945","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3123945","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3123945","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:30Z","timestamp":1750217430000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123945"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":89,"alternative-id":["10.1145\/3123939.3123945","10.1145\/3123939"],"URL":"https:\/\/doi.org\/10.1145\/3123939.3123945","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}