{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:08:18Z","timestamp":1750306098443,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1525296"],"award-info":[{"award-number":["1525296"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3123939.3123947","type":"proceedings-article","created":{"date-parts":[[2017,11,20]],"date-time":"2017-11-20T14:31:12Z","timestamp":1511188272000},"page":"639-650","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["TMI"],"prefix":"10.1145","author":[{"given":"Christian","family":"DeLozier","sequence":"first","affiliation":[{"name":"University of Pennsylvania"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ariel","family":"Eizenberg","sequence":"additional","affiliation":[{"name":"University of Pennsylvania"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shiliang","family":"Hu","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gilles","family":"Pokam","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joseph","family":"Devietti","sequence":"additional","affiliation":[{"name":"University of Pennsylvania"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Advanced Micro Devices Inc. 2013. Preliminary BIOS and Kernel Developer\u00e2\u0102Źs Guide (BKDG) for AMD Family 16h Models 00h-0Fh (Kabini) Processors. Chapter 2.6.2 Instruction Based Sampling.  Advanced Micro Devices Inc. 2013. Preliminary BIOS and Kernel Developer\u00e2\u0102Źs Guide (BKDG) for AMD Family 16h Models 00h-0Fh (Kabini) Processors. Chapter 2.6.2 Instruction Based Sampling."},{"key":"e_1_3_2_1_2_1","unstructured":"Amittai Aviram Shu-Chun Weng Sen Hu and Bryan Ford. 2010. Efficient System-Enforced Deterministic Parallelism. CoRR abs\/1005.3450 (2010). http:\/\/arxiv.org\/abs\/1005.3450  Amittai Aviram Shu-Chun Weng Sen Hu and Bryan Ford. 2010. Efficient System-Enforced Deterministic Parallelism. CoRR abs\/1005.3450 (2010). http:\/\/arxiv.org\/abs\/1005.3450"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1926385.1926394"},{"key":"e_1_3_2_1_4_1","unstructured":"Christian Bienia. 2011. Benchmarking Modern Multiprocessors. Ph.D. Dissertation. Princeton NJ USA. Advisor(s) Li Kai. AAI3445564.  Christian Bienia. 2011. Benchmarking Modern Multiprocessors. Ph.D. Dissertation. Princeton NJ USA. Advisor(s) Li Kai. AAI3445564."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/1924943.1924944"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/776261.776290"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2908080.2908084"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150998"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2465351.2465373"},{"key":"e_1_3_2_1_10_1","unstructured":"Intel Corporation. 2015. Intel VTune Amplifier 2015. (May 2015). https:\/\/software.intel.com\/en-us\/intel-vtune-amplifier-xe  Intel Corporation. 2015. Intel VTune Amplifier 2015. (May 2015). https:\/\/software.intel.com\/en-us\/intel-vtune-amplifier-xe"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2908080.2908090"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000084"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1791194.1791198"},{"key":"e_1_3_2_1_14_1","unstructured":"Lockless Inc. 2015. Lockless Performance. http:\/\/locklessinc.com\/  Lockless Inc. 2015. Lockless Performance. http:\/\/locklessinc.com\/"},{"key":"e_1_3_2_1_15_1","unstructured":"International Standard ISO\/IEC 14882:2011. 2011. Programming Languages - C++. International Organization for Standards.  International Standard ISO\/IEC 14882:2011. 2011. Programming Languages - C ++. International Organization for Standards."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503269"},{"key":"e_1_3_2_1_17_1","unstructured":"David Levinthal. {n. d.}. Performance Analysis Guide for Intel Core i7 Processor and Intel Xeon 5500 Processors. Intel Corporation.  David Levinthal. {n. d.}. Performance Analysis Guide for Intel Core i7 Processor and Intel Xeon 5500 Processors. Intel Corporation."},{"key":"e_1_3_2_1_18_1","unstructured":"C.-L. Liu. 2009. False sharing analysis for multithreaded programs. Master's thesis. National Chung Cheng University.  C.-L. Liu. 2009. False sharing analysis for multithreaded programs. Master's thesis. National Chung Cheng University."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2048066.2048070"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2043556.2043587"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2854038.2854039"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2555243.2555244"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2555243.2555252"},{"volume-title":"Accurate Sharing Detection and Repair. In IEEE International Symposium on High Performance Computer Architecture (HPCA '16)","year":"2016","author":"Luo Liang","key":"e_1_3_2_1_24_1"},{"key":"e_1_3_2_1_26_1","unstructured":"Joe Mario. 2016. C2C - False Sharing Detection in Linux Perf. (September 2016). https:\/\/joemario.github.io\/blog\/2016\/09\/01\/c2c-blog\/  Joe Mario. 2016. C2C - False Sharing Detection in Linux Perf. (September 2016). https:\/\/joemario.github.io\/blog\/2016\/09\/01\/c2c-blog\/"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337173"},{"key":"e_1_3_2_1_28_1","unstructured":"mcmcc. 2012. false sharing in boost::detail::spinlock_pool? (June 2012). http:\/\/stackoverflow.com\/questions\/11037655\/false-sharing-in-boostdetailspinlock-pool  mcmcc. 2012. false sharing in boost::detail::spinlock_pool? (June 2012). http:\/\/stackoverflow.com\/questions\/11037655\/false-sharing-in-boostdetailspinlock-pool"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","unstructured":"Timothy Merrifield and Jakob Eriksson. 2013. Increasing Concurrency in Deterministic Runtimes with Conversion. (2013).  Timothy Merrifield and Jakob Eriksson. 2013. Increasing Concurrency in Deterministic Runtimes with Conversion. (2013).","DOI":"10.1145\/2465351.2465365"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2465351.2465366"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346181"},{"key":"e_1_3_2_1_32_1","unstructured":"Mikael Ronstrom. 2012. MySQL team increases scalability by >50% for Sysbench OLTP RO in MySQL 5.6 labs release april 2012. (April 2012). http:\/\/mikaelronstrom.blogspot.com\/2012\/04\/mysql-team-increases-scalability-by-50.html  Mikael Ronstrom. 2012. MySQL team increases scalability by >50% for Sysbench OLTP RO in MySQL 5.6 labs release april 2012. (April 2012). http:\/\/mikaelronstrom.blogspot.com\/2012\/04\/mysql-team-increases-scalability-by-50.html"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993520"},{"key":"e_1_3_2_1_34_1","unstructured":"Martin Schindewolf. 2007. Analysis of Cache Misses Using SIMICS. Master's thesis. Institute for Computing Systems Architecture University of Edinburgh.  Martin Schindewolf. 2007. Analysis of Cache Misses Using SIMICS. Master's thesis. Institute for Computing Systems Architecture University of Edinburgh."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785443"},{"key":"e_1_3_2_1_36_1","unstructured":"David L. Weaver and Tom Germond (Eds.). 1994. SPARC Architecture Manual (Version 9). PTR Prentice Hall.   David L. Weaver and Tom Germond (Eds.). 1994. SPARC Architecture Manual (Version 9). PTR Prentice Hall."},{"key":"e_1_3_2_1_37_1","unstructured":"Vince Weaver. 2015. perf events Library Man Page. http:\/\/web.eece.maine.edu\/~vweaver\/projects\/perf_events\/perf_event_open.html  Vince Weaver. 2015. perf events Library Man Page. http:\/\/web.eece.maine.edu\/~vweaver\/projects\/perf_events\/perf_event_open.html"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1952682.1952688"}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS\\DATC IEEE Computer Society"],"location":"Cambridge Massachusetts","acronym":"MICRO-50"},"container-title":["Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123947","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3123947","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3123947","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:30Z","timestamp":1750217430000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123947"}},"subtitle":["thread memory isolation for false sharing repair"],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":38,"alternative-id":["10.1145\/3123939.3123947","10.1145\/3123939"],"URL":"https:\/\/doi.org\/10.1145\/3123939.3123947","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}