{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:27:37Z","timestamp":1755998857195,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":56,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Spanish Government"},{"name":"Spanish Ministry of Science and Technology"},{"name":"Generalitat de Catalunya","award":["2014-SGR-1051, 2014-SGR-1272"],"award-info":[{"award-number":["2014-SGR-1051, 2014-SGR-1272"]}]},{"name":"Nvidia"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3123939.3123950","type":"proceedings-article","created":{"date-parts":[[2017,10,4]],"date-time":"2017-10-04T18:06:06Z","timestamp":1507140366000},"page":"109-122","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Efficient exception handling support for GPUs"],"prefix":"10.1145","author":[{"given":"Ivan","family":"Tanasic","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Politecnica de Catalunya"}]},{"given":"Isaac","family":"Gelado","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"Marc","family":"Jorda","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center"}]},{"given":"Eduard","family":"Ayguade","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Politecnica de Catalunya"}]},{"given":"Nacho","family":"Navarro","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Politecnica de Catalunya"}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Adinetz and Dirk Pleiter","author":"Andrew","year":"2014","unstructured":"Andrew V. Adinetz and Dirk Pleiter . 2014 . Halloc: a high-throughput dynamic memory allocator for GPGPU architectures. http:\/\/on-demand.gputechconf.com\/gtc\/2014\/presentations\/S4271-halloc-high-throughput-dynamic-memory-allocator.pdf. (2014). Andrew V. Adinetz and Dirk Pleiter. 2014. Halloc: a high-throughput dynamic memory allocator for GPGPU architectures. http:\/\/on-demand.gputechconf.com\/gtc\/2014\/presentations\/S4271-halloc-high-throughput-dynamic-memory-allocator.pdf. (2014)."},{"key":"e_1_3_2_1_2_1","volume-title":"Reference Guide: Graphics Core Next Architecture, Generation 3.","author":"AMD.","year":"2016","unstructured":"AMD. 2016 . Reference Guide: Graphics Core Next Architecture, Generation 3. (2016). AMD. 2016. Reference Guide: Graphics Core Next Architecture, Generation 3. (2016)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0008"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/53990.53992"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106984"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145816.2145820"},{"volume-title":"Understanding the Linux kernel. \" O'Reilly Media","author":"Bovet Daniel P","key":"e_1_3_2_1_7_1","unstructured":"Daniel P Bovet and Marco Cesati . 2005. Understanding the Linux kernel. \" O'Reilly Media , Inc .\". Daniel P Bovet and Marco Cesati. 2005. Understanding the Linux kernel. \" O'Reilly Media, Inc.\"."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/255235.255290"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.251.0051"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168901"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155637"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545247"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266816"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/214419.214422"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2166879.2166882"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375527.1375571"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736059"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/30350.30353"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259038"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291065"},{"key":"e_1_3_2_1_21_1","volume-title":"Parallel Architectures and Compilation Techniques (PACT), 2013 22nd International Conference on. IEEE, 269--278","author":"Ji Feng","year":"2013","unstructured":"Feng Ji , Heshan Lin , and Xiaosong Ma . 2013 . RSVM: a region-based software virtual memory for GPU . In Parallel Architectures and Compilation Techniques (PACT), 2013 22nd International Conference on. IEEE, 269--278 . Feng Ji, Heshan Lin, and Xiaosong Ma. 2013. RSVM: a region-based software virtual memory for GPU. In Parallel Architectures and Compilation Techniques (PACT), 2013 22nd International Conference on. IEEE, 269--278."},{"key":"e_1_3_2_1_22_1","volume-title":"USENIX Annual Technical Conference. 401--412","author":"Kato Shinpei","year":"2012","unstructured":"Shinpei Kato , Michael McThrow , Carlos Maltzahn , and Scott A Brandt . 2012 . Gdev: First-Class GPU Resource Management in the Operating System .. In USENIX Annual Technical Conference. 401--412 . Shinpei Kato, Michael McThrow, Carlos Maltzahn, and Scott A Brandt. 2012. Gdev: First-Class GPU Resource Management in the Operating System.. In USENIX Annual Technical Conference. 401--412."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.795220"},{"key":"e_1_3_2_1_24_1","volume-title":"A hardware overview of SX-6 and SX-7 supercomputer. NEC research & development 44, 1","author":"Kitagawa Kenji","year":"2003","unstructured":"Kenji Kitagawa , Satoru Tagaya , Yasuhiko Hagihara , and Yasushi Kanoh . 2003. A hardware overview of SX-6 and SX-7 supercomputer. NEC research & development 44, 1 ( 2003 ), 2--7. Kenji Kitagawa, Satoru Tagaya, Yasuhiko Hagihara, and Yasushi Kanoh. 2003. A hardware overview of SX-6 and SX-7 supercomputer. NEC research & development 44, 1 (2003), 2--7."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859664"},{"key":"e_1_3_2_1_26_1","unstructured":"George Kyriazis. 2012. Heterogeneous System Architecture: A Technical Review. http:\/\/amd-dev.wpengine.netdna-cdn.com\/wordpress\/media\/2012\/10\/hsa10.pdf. (2012).  George Kyriazis. 2012. Heterogeneous System Architecture: A Technical Review. http:\/\/amd-dev.wpengine.netdna-cdn.com\/wordpress\/media\/2012\/10\/hsa10.pdf. (2012)."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628075"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/99163.99173"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143529"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337168"},{"volume-title":"26th annual international symposium on Microarchitecture","author":"Moudgill Mayan","key":"e_1_3_2_1_33_1","unstructured":"Mayan Moudgill , Keshav Pingali , and Stamatis Vassiliadis . 1993. Register renaming and dynamic speculation: an alternative approach . In 26th annual international symposium on Microarchitecture . IEEE , 202--213. Mayan Moudgill, Keshav Pingali, and Stamatis Vassiliadis. 1993. Register renaming and dynamic speculation: an alternative approach. In 26th annual international symposium on Microarchitecture. IEEE, 202--213."},{"key":"e_1_3_2_1_35_1","unstructured":"NVIDIA. 2016. CUDA C programming guide. https:\/\/docs.nvidia.com\/cuda\/cuda-c-programming-guide. (2016).  NVIDIA. 2016. CUDA C programming guide. https:\/\/docs.nvidia.com\/cuda\/cuda-c-programming-guide. (2016)."},{"key":"e_1_3_2_1_36_1","unstructured":"NVIDIA. 2016. NVIDIA Tesla P100 White Paper. https:\/\/images.nvidia.com\/content\/pdf\/tesla\/whitepaper\/pascal-architecture-whitepaper.pdf. (2016).  NVIDIA. 2016. NVIDIA Tesla P100 White Paper. https:\/\/images.nvidia.com\/content\/pdf\/tesla\/whitepaper\/pascal-architecture-whitepaper.pdf. (2016)."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694346"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541942"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835965"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750410"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1543135.1542525"},{"key":"e_1_3_2_1_44_1","volume-title":"22nd IEEE Symposium on Computer Arithmetic","author":"Schulte Michael","year":"2015","unstructured":"Michael Schulte . 2015 . Floating-Point Arithmetic in AMD Processors . Presented at the 22nd IEEE Symposium on Computer Arithmetic , Lyon, France. (2015). Michael Schulte. 2015. Floating-Point Arithmetic in AMD Processors. Presented at the 22nd IEEE Symposium on Computer Arithmetic, Lyon, France. (2015)."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.58"},{"volume-title":"Proceedings of the 12th annual International Symposium on Computer Architecture (ISCA '85)","author":"James","key":"e_1_3_2_1_46_1","unstructured":"James E. Smith and Andrew R. Pleszkun. 1985. Implementation of precise interrupts in pipelined processors . In Proceedings of the 12th annual International Symposium on Computer Architecture (ISCA '85) . 36--44. James E. Smith and Andrew R. Pleszkun. 1985. Implementation of precise interrupts in pipelined processors. In Proceedings of the 12th annual International Symposium on Computer Architecture (ISCA '85). 36--44."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.48865"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/55364.55425"},{"volume-title":"Proceeding of the 41st annual international symposium on Computer architecuture","author":"Tanasic Ivan","key":"e_1_3_2_1_50_1","unstructured":"Ivan Tanasic , Isaac Gelado , Javier Cabezas , Alex Ramirez , Nacho Navarro , and Mateo Valero . 2014. Enabling preemptive multi-programming on GPUs . In Proceeding of the 41st annual international symposium on Computer architecuture . IEEE Press , 193--204. Ivan Tanasic, Isaac Gelado, Javier Cabezas, Alex Ramirez, Nacho Navarro, and Mateo Valero. 2014. Enabling preemptive multi-programming on GPUs. In Proceeding of the 41st annual international symposium on Computer architecuture. IEEE Press, 193--204."},{"key":"e_1_3_2_1_51_1","unstructured":"James E Thornton. 1970. Design of a computer: the Control Data 6600. (1970).   James E Thornton. 1970. Design of a computer: the Control Data 6600. (1970)."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0025"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.192223"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.5555\/602770.602852"},{"volume-title":"2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 161--171","author":"Vesely J.","key":"e_1_3_2_1_55_1","unstructured":"J. Vesely , A. Basu , M. Oskin , G. H. Loh , and A. Bhattacharjee . 2016. Observations and opportunities in architecting shared virtual memory for heterogeneous systems . In 2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 161--171 . J. Vesely, A. Basu, M. Oskin, G. H. Loh, and A. Bhattacharjee. 2016. Observations and opportunities in architecting shared virtual memory for heterogeneous systems. In 2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 161--171."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2592002"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446078"},{"volume-title":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 345--357","author":"Zheng T.","key":"e_1_3_2_1_58_1","unstructured":"T. Zheng , D. Nellans , A. Zulfiqar , M. Stephenson , and S. W. Keckler . 2016. Towards high performance paged memory for GPUs . In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 345--357 . T. Zheng, D. Nellans, A. Zulfiqar, M. Stephenson, and S. W. Keckler. 2016. Towards high performance paged memory for GPUs. In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 345--357."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320114"}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS\\DATC IEEE Computer Society"],"location":"Cambridge Massachusetts","acronym":"MICRO-50"},"container-title":["Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123950","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3123950","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:30Z","timestamp":1750217430000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123950"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":56,"alternative-id":["10.1145\/3123939.3123950","10.1145\/3123939"],"URL":"https:\/\/doi.org\/10.1145\/3123939.3123950","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}