{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T03:47:29Z","timestamp":1767844049461,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Qualcomm Technologies, Inc."}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3123939.3123951","type":"proceedings-article","created":{"date-parts":[[2017,11,20]],"date-time":"2017-11-20T14:31:12Z","timestamp":1511188272000},"page":"423-435","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["Load value prediction via path-based address prediction"],"prefix":"10.1145","author":[{"given":"Rami","family":"Sheikh","sequence":"first","affiliation":[{"name":"Qualcomm Technologies, Inc."}]},{"given":"Harold W.","family":"Cain","sequence":"additional","affiliation":[{"name":"Qualcomm Datacenter Technologies, Inc."}]},{"given":"Raguram","family":"Damodaran","sequence":"additional","affiliation":[{"name":"Qualcomm Technologies, Inc."}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787321"},{"key":"e_1_3_2_1_2_1","volume-title":"Microarchitecture, 1995., Proceedings of the 28th Annual International Symposium on. 82--92","author":"Austin T. M."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300984"},{"key":"e_1_3_2_1_4_1","unstructured":"Browser benchmark. {n. d.}. Browsermark. In http:\/\/web.basemark.com.  Browser benchmark. {n. d.}. Browsermark. In http:\/\/web.basemark.com."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300985"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353522.1353528"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279378"},{"key":"e_1_3_2_1_8_1","unstructured":"Dromaeo: Javascript Performance Testing. {n. d.}. Dromaeo. In http:\/\/dromaeo.com.  Dromaeo: Javascript Performance Testing. {n. d.}. Dromaeo. In http:\/\/dromaeo.com."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.374.0547"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.374.0547"},{"key":"e_1_3_2_1_11_1","unstructured":"Ian Forsyth. 2015. The ARM Cortex-A72 processor: Delivering high efficiency for Server Networking and HPC. Presented at ARM TechDay Londom.  Ian Forsyth. 2015. The ARM Cortex-A72 processor: Delivering high efficiency for Server Networking and HPC. Presented at ARM TechDay Londom."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263631"},{"key":"e_1_3_2_1_14_1","unstructured":"Google Octane Benchmark. {n. d.}. Octane. In https:\/\/developers.google.com\/octane.  Google Octane Benchmark. {n. d.}. Octane. In https:\/\/developers.google.com\/octane."},{"key":"e_1_3_2_1_15_1","unstructured":"Google V8 Benchmarks. {n. d.}. V8. In http:\/\/code.google.com\/apis\/v8\/benchmarks.html.  Google V8 Benchmarks. {n. d.}. V8. In http:\/\/code.google.com\/apis\/v8\/benchmarks.html."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"e_1_3_2_1_17_1","unstructured":"iBench Benchmark. {n. d.}. iBench. In http:\/\/ibench.sourceforge.net.  iBench Benchmark. {n. d.}. iBench. In http:\/\/ibench.sourceforge.net."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"e_1_3_2_1_19_1","unstructured":"Linpack Benchmark. {n. d.}. Linpack. In http:\/\/www.netlib.org\/benchmark\/hpl.  Linpack Benchmark. {n. d.}. Linpack. In http:\/\/www.netlib.org\/benchmark\/hpl."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/248209.237173"},{"key":"e_1_3_2_1_21_1","volume-title":"Technology Insight: Intel's Next Generation Microarchitecture Code Name Skylake. Presented at Intel Developer Forum","author":"Mandelblat Julius","year":"2015"},{"key":"e_1_3_2_1_22_1","volume-title":"Microarchitecture, 2001. MICRO-34. Proceedings. 34th ACM\/IEEE International Symposium on. 328--337","author":"Martin M. M. K."},{"key":"e_1_3_2_1_23_1","unstructured":"Media Player Benchmark. {n. d.}. MPlayer. In http:\/\/mplayerhq.hu\/design7\/dload.html.  Media Player Benchmark. {n. d.}. MPlayer. In http:\/\/mplayerhq.hu\/design7\/dload.html."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264189"},{"key":"e_1_3_2_1_25_1","volume-title":"Proceedings of 30th Annual International Symposium on Microarchitecture. 235--245","author":"Moshovos A."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/225160.225168"},{"key":"e_1_3_2_1_27_1","unstructured":"Paul E. McKenney. 2010. Memory Barriers: a Hardware View for Software Hackers. In Linux Technology Center IBM Beaverton.  Paul E. McKenney. 2010. Memory Barriers: a Hardware View for Software Hackers. In Linux Technology Center IBM Beaverton."},{"key":"e_1_3_2_1_28_1","volume-title":"High Performance Computer Architecture (HPCA), 2014 IEEE 20th International Symposium on. 428--439","author":"Perais A."},{"key":"e_1_3_2_1_29_1","volume-title":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 13--25","author":"Perais A."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.74"},{"key":"e_1_3_2_1_31_1","volume-title":"High-Performance Computer Architecture, 2006. The Twelfth International Symposium on. 110--120","author":"Riley N."},{"key":"e_1_3_2_1_32_1","unstructured":"Yiannakis Sazeides and James E. Smith. 1997. Implementations of Context-Based Value Predictors. Technical Report.  Yiannakis Sazeides and James E. Smith. 1997. Implementations of Context-Based Value Predictors. Technical Report."},{"key":"e_1_3_2_1_33_1","volume-title":"Microarchitecture, 1997. Proceedings., Thirtieth Annual IEEE\/ACM International Symposium on. 248--258","author":"Sazeides Y."},{"key":"e_1_3_2_1_34_1","volume-title":"Proceedings of the 29th Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO 29)","author":"Sazeides Yiannakis"},{"key":"e_1_3_2_1_35_1","unstructured":"SciMark: Java benchmark for scientific and numerical computing. {n. d.}. SciMark. In http:\/\/math.nist.gov\/scimark2\/.  SciMark: Java benchmark for scientific and numerical computing. {n. d.}. SciMark. In http:\/\/math.nist.gov\/scimark2\/."},{"key":"e_1_3_2_1_36_1","unstructured":"Andr\u00e9 Seznec. 2011. A 64-Kbytes ITTAGE indirect branch predictor. In Third Championship Branch Prediction (JWAC-2).  Andr\u00e9 Seznec. 2011. A 64-Kbytes ITTAGE indirect branch predictor. In Third Championship Branch Prediction (JWAC-2)."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155635"},{"key":"e_1_3_2_1_38_1","volume-title":"The SPEC CPU 2000 Benchmark Suite. In http:\/\/www.spec.org.","author":"Standard Performance Evaluation Corporation"},{"key":"e_1_3_2_1_39_1","volume-title":"The SPEC CPU 2006 Benchmark Suite. In http:\/\/www.spec.org.","author":"Standard Performance Evaluation Corporation"},{"key":"e_1_3_2_1_40_1","unstructured":"Sunspider Javascript Benchmark. {n. d.}. Sunspider. In http:\/\/www.webkit.org\/perf\/sunspider\/sunspider.html.  Sunspider Javascript Benchmark. {n. d.}. Sunspider. In http:\/\/www.webkit.org\/perf\/sunspider\/sunspider.html."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1018734923512"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280943"}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Cambridge Massachusetts","acronym":"MICRO-50","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123951","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3123951","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:30Z","timestamp":1750217430000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123951"}},"subtitle":["avoiding mispredictions due to conflicting stores"],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":41,"alternative-id":["10.1145\/3123939.3123951","10.1145\/3123939"],"URL":"https:\/\/doi.org\/10.1145\/3123939.3123951","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}