{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,24]],"date-time":"2026-06-24T09:37:06Z","timestamp":1782293826607,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":62,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1213052, 1302557, 1409095, 1439021, 1439057, 1526750, 1629915, 1629129"],"award-info":[{"award-number":["1213052, 1302557, 1409095, 1439021, 1439057, 1526750, 1629915, 1629129"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3123939.3123954","type":"proceedings-article","created":{"date-parts":[[2017,11,20]],"date-time":"2017-11-20T14:31:12Z","timestamp":1511188272000},"page":"730-744","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":38,"title":["Data movement aware computation partitioning"],"prefix":"10.1145","author":[{"given":"Xulong","family":"Tang","sequence":"first","affiliation":[{"name":"The Pennsylvania State University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Orhan","family":"Kislal","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mahmut","family":"Kandemir","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mustafa","family":"Karakoy","sequence":"additional","affiliation":[{"name":"TOBB University of Economics and Technology, TURKEY"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2016.7581263"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2015.15"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.1631"},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the 2nd Workshop on Near-Data Processing.","author":"Azarkhish Erfan","year":"2014","unstructured":"Erfan Azarkhish , Davide Rossi , Igor Loi , and Luca Benini . 2014 . A Logic-base Interconnect for Supporting Near Memory Computation in the Hybrid Memory Cube . In Proceedings of the 2nd Workshop on Near-Data Processing. Erfan Azarkhish, Davide Rossi, Igor Loi, and Luca Benini. 2014. A Logic-base Interconnect for Supporting Near Memory Computation in the Hybrid Memory Cube. In Proceedings of the 2nd Workshop on Near-Data Processing."},{"key":"e_1_3_2_1_6_1","volume-title":"Near-data processing: Insights from a MICRO-46 Workshop. Micro","author":"Balasubramonian Rajeev","year":"2014","unstructured":"Rajeev Balasubramonian , Jichuan Chang , Troy Manning , Jaime H Moreno , Richard Murphy , Ravi Nair , and Steven Swanson . 2014. Near-data processing: Insights from a MICRO-46 Workshop. Micro , IEEE ( 2014 ). Rajeev Balasubramonian, Jichuan Chang, Troy Manning, Jaime H Moreno, Richard Murphy, Ravi Nair, and Steven Swanson. 2014. Near-data processing: Insights from a MICRO-46 Workshop. Micro, IEEE (2014)."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375595"},{"key":"e_1_3_2_1_9_1","volume-title":"LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory","author":"Boroumand Amirali","year":"2016","unstructured":"Amirali Boroumand , Saugata Ghose , Brandon Lucia , Kevin Hsieh , Krishna Malladi , Hongzhong Zheng , and Onur Mutlu . 2016. LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory . IEEE Computer Architecture Letters ( 2016 ). Amirali Boroumand, Saugata Ghose, Brandon Lucia, Kevin Hsieh, Krishna Malladi, Hongzhong Zheng, and Onur Mutlu. 2016. LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory. IEEE Computer Architecture Letters (2016)."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/520549.822749"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.11"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370893"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1994.1104"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451157"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2013.6495009"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2737924.2737989"},{"key":"e_1_3_2_1_19_1","volume-title":"Proceedings of the 2nd Workshop on Near-Data Processing.","author":"Eckert Yasuko","year":"2014","unstructured":"Yasuko Eckert , Nuwan Jayasena , and Gabriel H Loh . 2014 . Thermal feasibility of die-stacked processing in memory . In Proceedings of the 2nd Workshop on Near-Data Processing. Yasuko Eckert, Nuwan Jayasena, and Gabriel H Loh. 2014. Thermal feasibility of die-stacked processing in memory. In Proceedings of the 2nd Workshop on Near-Data Processing."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.375174"},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of the 2nd Workshop on Near-Data Processing.","author":"Guo Qi","year":"2014","unstructured":"Qi Guo , Nikolaos Alachiotis , Berkin Akin , Fazle Sadi , Guanglin Xu , Tze Meng Low , Larry Pileggi , James C Hoe , and Franz Franchetti . 2014 . 3D-Stacked Memory-Side Acceleration: Accelerator and system design . In Proceedings of the 2nd Workshop on Near-Data Processing. Qi Guo, Nikolaos Alachiotis, Berkin Akin,Fazle Sadi, Guanglin Xu, Tze Meng Low, Larry Pileggi, James C Hoe, and Franz Franchetti. 2014. 3D-Stacked Memory-Side Acceleration: Accelerator and system design. In Proceedings of the 2nd Workshop on Near-Data Processing."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.46"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.27"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192012"},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of the 3rd Workshop on Near-Data Processing.","author":"Jayasena Nuwan","year":"2015","unstructured":"Nuwan Jayasena , Dong Ping Zhang , Amin Farmahini-Farahani , and Mike Ignatowski . 2015 . Realizing the Full Potential of Heterogeneity through Processing in Memory . In Proceedings of the 3rd Workshop on Near-Data Processing. Nuwan Jayasena, Dong Ping Zhang, Amin Farmahini-Farahani, and Mike Ignatowski. 2015. Realizing the Full Potential of Heterogeneity through Processing in Memory. In Proceedings of the 3rd Workshop on Near-Data Processing."},{"key":"e_1_3_2_1_27_1","volume-title":"Intel Xeon Phi Processor High Performance Programming: Knights Landing Edition","author":"Jeffers James","unstructured":"James Jeffers , James Reinders , and Avinash Sodani . 2016. Intel Xeon Phi Processor High Performance Programming: Knights Landing Edition . Elsevier Science . James Jeffers, James Reinders, and Avinash Sodani. 2016. Intel Xeon Phi Processor High Performance Programming: Knights Landing Edition. Elsevier Science."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151001"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818979"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901468"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2745844.2745867"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967941"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"e_1_3_2_1_34_1","volume-title":"Proceedings of the 2nd Workshop on Near-Data Processing.","author":"Kim Gwangsun","year":"2014","unstructured":"Gwangsun Kim , John Kim , Jung Ho Ahn , and Yongkee Kwon . 2014 . Memory Network: Enabling Technology for Scalable Near-Data Computing . In Proceedings of the 2nd Workshop on Near-Data Processing. Gwangsun Kim, John Kim, Jung Ho Ahn, and Yongkee Kwon. 2014. Memory Network: Enabling Technology for Scalable Near-Data Computing. In Proceedings of the 2nd Workshop on Near-Data Processing."},{"key":"e_1_3_2_1_35_1","volume-title":"Proceedings of the 16th International Symposium on High Performance Computer Architecture (HPCA).","author":"Kim Yoongu","year":"2010","unstructured":"Yoongu Kim , Dongsu Han , Onur Mutlu , and Mor Harchol-Balter . 2010 . ATLAS: A Scalable and High-performance Scheduling Algorithm for Multiple Memory Controllers . In Proceedings of the 16th International Symposium on High Performance Computer Architecture (HPCA). Yoongu Kim, Dongsu Han, Onur Mutlu, and Mor Harchol-Balter. 2010. ATLAS: A Scalable and High-performance Scheduling Algorithm for Multiple Memory Controllers. In Proceedings of the 16th International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.20"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/258915.258946"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305197"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.5555\/554878.825093"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145816.2145853"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744876"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370869"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088201"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.36"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/113445.113447"},{"key":"e_1_3_2_1_51_1","volume-title":"Proceedings 20th International Conference Parallel Processing","author":"Midkiff S.P","year":"1991","unstructured":"S.P Midkiff and D.A. Padua . 1991. A comparison of four synchronization optimization techniques . In Proceedings 20th International Conference Parallel Processing 1991 . S.P Midkiff and D.A. Padua. 1991. A comparison of four synchronization optimization techniques. In Proceedings 20th International Conference Parallel Processing 1991."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750382"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967940"},{"key":"e_1_3_2_1_54_1","volume-title":"Proceedings of 2017 IEEE International Symposium on Workload Characterization (IISWC).","author":"Rengasamy Prasanna Venkatesh","unstructured":"Prasanna Venkatesh Rengasamy , Haibo Zhang , Nachiappan Chidhambaram Nachiappan , Shulin Zhao , Anand Sivasubramaniam , Mahmut Kandemir , and Chita R. Das . 2017. Characterizing Diverse Handheld apps for Customized Hardware Acceleration . In Proceedings of 2017 IEEE International Symposium on Workload Characterization (IISWC). Prasanna Venkatesh Rengasamy, Haibo Zhang, Nachiappan Chidhambaram Nachiappan, Shulin Zhao, Anand Sivasubramaniam, Mahmut Kandemir, and Chita R. Das. 2017. Characterizing Diverse Handheld apps for Customized Hardware Acceleration. In Proceedings of 2017 IEEE International Symposium on Workload Characterization (IISWC)."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2017.16"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"crossref","unstructured":"Xulong Tang Hong An Gongjin Sun and Dongrui Fan. 2013. A Video Coding Benchmark Suite for Evaluation of Processor Capability. In SNPD.  Xulong Tang Hong An Gongjin Sun and Dongrui Fan. 2013. A Video Coding Benchmark Suite for Evaluation of Processor Capability. In SNPD.","DOI":"10.1007\/978-3-319-00738-0_8"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195708"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.14"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCS.2017.262"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_64_1","volume-title":"Proceedings of the 3rd Workshop on Near-Data Processing.","author":"Xu Lifan","year":"2015","unstructured":"Lifan Xu , Dong Ping Zhang , and Nuwan Jayasena . 2015 . Scaling Deep Learning on Multiple In-Memory Processors . In Proceedings of the 3rd Workshop on Near-Data Processing. Lifan Xu, Dong Ping Zhang, and Nuwan Jayasena. 2015. Scaling Deep Learning on Multiple In-Memory Processors. In Proceedings of the 3rd Workshop on Near-Data Processing."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123948"}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Cambridge Massachusetts","acronym":"MICRO-50","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123954","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3123954","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3123954","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:31Z","timestamp":1750217431000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123954"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":62,"alternative-id":["10.1145\/3123939.3123954","10.1145\/3123939"],"URL":"https:\/\/doi.org\/10.1145\/3123939.3123954","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}