{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T04:17:45Z","timestamp":1784866665944,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":50,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["SHF-1217917"],"award-info":[{"award-number":["SHF-1217917"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3123939.3123969","type":"proceedings-article","created":{"date-parts":[[2017,11,20]],"date-time":"2017-11-20T14:31:12Z","timestamp":1511188272000},"page":"745-758","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Mirage cores"],"prefix":"10.1145","author":[{"given":"Shruti","family":"Padmanabha","sequence":"first","affiliation":[{"name":"University of Michigan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrew","family":"Lukefahr","sequence":"additional","affiliation":[{"name":"Indiana University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Reetuparna","family":"Das","sequence":"additional","affiliation":[{"name":"University of Michigan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Scott","family":"Mahlke","sequence":"additional","affiliation":[{"name":"University of Michigan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"AMD. 2014. AMD Compute Cores. (2014). https:\/\/www.amd.com\/Documents\/Compute_Cores_Whitepaper.pdf.  AMD. 2014. AMD Compute Cores. (2014). https:\/\/www.amd.com\/Documents\/Compute_Cores_Whitepaper.pdf."},{"key":"e_1_3_2_1_2_1","unstructured":"ARM. 2015. Cortex-A53 Processor. (2015). http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a53-processor.php.  ARM. 2015. Cortex-A53 Processor. (2015). http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a53-processor.php."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1070012"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128029"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555792"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_7_1","volume-title":"SPEC Benchmark Workshop.","author":"Bird Sarah","year":"2007","unstructured":"Sarah Bird , Aashish Phansalkar , Lizy K John , Alex Mericas , and Rajeev Indukuru . 2007 . Performance characterization of SPEC CPU benchmarks on intel's core microarchitecture based processor . In SPEC Benchmark Workshop. Sarah Bird, Aashish Phansalkar, Lizy K John, Alex Mericas, and Rajeev Indukuru. 2007. Performance characterization of SPEC CPU benchmarks on intel's core microarchitecture based processor. In SPEC Benchmark Workshop."},{"key":"e_1_3_2_1_8_1","volume-title":"Turboscalar: a high frequency high IPC microarchitecture. ISCA27","author":"Black Bryan","year":"2000","unstructured":"Bryan Black and John Paul Shen . 2000. Turboscalar: a high frequency high IPC microarchitecture. ISCA27 ( 2000 ), 36--44. Bryan Black and John Paul Shen. 2000. Turboscalar: a high frequency high IPC microarchitecture. ISCA27 (2000), 36--44."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.12"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454149"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630149"},{"key":"e_1_3_2_1_12_1","volume-title":"SPEC 2006. (2006","author":"Standard Performance Evaluation Corporation","year":"2006","unstructured":"Standard Performance Evaluation Corporation . 2006 . SPEC 2006. (2006 ). http:\/\/www.spec.com\/cpu2006\/. Standard Performance Evaluation Corporation. 2006. SPEC 2006. (2006). http:\/\/www.spec.com\/cpu2006\/."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2248487.2150982"},{"key":"e_1_3_2_1_15_1","unstructured":"Peter Greenhalgh. 2011. Big.LITTLE Processing with ARM Cortex-A15 & Cortex-A7. (Sept. 2011). http:\/\/www.arm.com\/files\/downloads\/big_LITTLE_Final.pdf.  Peter Greenhalgh. 2011. Big.LITTLE Processing with ARM Cortex-A15 & Cortex-A7. (Sept. 2011). http:\/\/www.arm.com\/files\/downloads\/big_LITTLE_Final.pdf."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205185"},{"key":"e_1_3_2_1_17_1","volume-title":"2nd generation Intel Core vPro processor family. (2008)","unstructured":"Intel. 2008. 2nd generation Intel Core vPro processor family. (2008) . http:\/\/www.intel.com\/content\/dam\/doc\/white-paper\/performance-2nd-generation-core-vpro-family-paper.pdf. Intel. 2008. 2nd generation Intel Core vPro processor family. (2008). http:\/\/www.intel.com\/content\/dam\/doc\/white-paper\/performance-2nd-generation-core-vpro-family-paper.pdf."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2189750.2151001"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/1148882.1148891"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830785"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755928"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956569"},{"key":"e_1_3_2_1_24_1","volume-title":"Proceedings of the 31st annual international symposium on Computer architecture.","author":"Kumar Rakesh","unstructured":"Rakesh Kumar , Dean M. Tullsen , Parthasarathy Ranganathan , Norman P. Jouppi , and Keith I. Farkas . 2004. Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance . In Proceedings of the 31st annual international symposium on Computer architecture. Rakesh Kumar, Dean M. Tullsen, Parthasarathy Ranganathan, Norman P. Jouppi, and Keith I. Farkas. 2004. Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. In Proceedings of the 31st annual international symposium on Computer architecture."},{"key":"e_1_3_2_1_25_1","volume-title":"In Proc. of the Fourth Annual Workshop on the Interaction between Operating Systems and Computer Architecture. Citeseer.","author":"Lakshminarayana Nagesh","year":"2008","unstructured":"Nagesh Lakshminarayana , Sushma Rao , and Hyesoon Kim . 2008 . Asymmetry aware scheduling algorithms for asymmetric multiprocessors . In In Proc. of the Fourth Annual Workshop on the Interaction between Operating Systems and Computer Architecture. Citeseer. Nagesh Lakshminarayana, Sushma Rao, and Hyesoon Kim. 2008. Asymmetry aware scheduling algorithms for asymmetric multiprocessors. In In Proc. of the Fourth Annual Workshop on the Interaction between Operating Systems and Computer Architecture. Citeseer."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654085"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362694"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.37"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2499368.2451143"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264125"},{"key":"e_1_3_2_1_32_1","unstructured":"NVidia. 2011. Variable SMP - a multi-core CPU architecture for low power and high performance. (2011). http:\/\/www.nvidia.com\/content\/PDF\/tegra_white_papers\/Variable-SMP-A-Multi-Core-CPU-Architecture-for-LowPower-and-High-Performance-v1-1.pdf.  NVidia. 2011. Variable SMP - a multi-core CPU architecture for low power and high performance. (2011). http:\/\/www.nvidia.com\/content\/PDF\/tegra_white_papers\/Variable-SMP-A-Multi-Core-CPU-Architecture-for-LowPower-and-High-Performance-v1-1.pdf."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540746"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830791"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/1792354.1792403"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360160"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056037"},{"key":"e_1_3_2_1_38_1","unstructured":"Qualcomm. 2011. Snapdragon S4 Processors: System on Chip Solutions for a New Mobile Age. (2011). https:\/\/www.qualcomm.com\/documents\/snapdragon-s4-processors-system-chip-solutions-new-mobile-age.  Qualcomm. 2011. Snapdragon S4 Processors: System on Chip Solutions for a New Mobile Age. (2011). https:\/\/www.qualcomm.com\/documents\/snapdragon-s4-processors-system-chip-solutions-new-mobile-age."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555793"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/243846.243854"},{"key":"e_1_3_2_1_41_1","volume-title":"Nyunyi Tshibangu, Steve Lipa, W Rhett Davis, and Paul D Franzon.","author":"Rotenberg Eric","year":"2013","unstructured":"Eric Rotenberg , Brandon H Dwiel , Elliott Forbes , Zhenqian Zhang , Randy Widialaksono , Rangeen Basu Roy Chowdhury , Nyunyi Tshibangu, Steve Lipa, W Rhett Davis, and Paul D Franzon. 2013 . Rationale for a 3D Heterogeneous Multi-core Processor , migration 100, 1K (2013), 10K. Eric Rotenberg, Brandon H Dwiel, Elliott Forbes, Zhenqian Zhang, Randy Widialaksono, Rangeen Basu Roy Chowdhury, Nyunyi Tshibangu, Steve Lipa, W Rhett Davis, and Paul D Franzon. 2013. Rationale for a 3D Heterogeneous Multi-core Processor, migration 100, 1K (2013), 10K."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783752"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531804"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2528521.1508274"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840406"},{"key":"e_1_3_2_1_47_1","volume-title":"Proceedings of the 22nd international conference on Parallel architectures and compilation techniques. IEEE, 177--187","author":"Craeynest Kenzo Van","year":"2013","unstructured":"Kenzo Van Craeynest , Shoaib Akram , Wim Heirman , Aamer Jaleel , and Lieven Eeckhout . 2013 . Fairness-aware scheduling on single-ISA heterogeneous multi-cores . In Proceedings of the 22nd international conference on Parallel architectures and compilation techniques. IEEE, 177--187 . Kenzo Van Craeynest, Shoaib Akram, Wim Heirman, Aamer Jaleel, and Lieven Eeckhout. 2013. Fairness-aware scheduling on single-ISA heterogeneous multi-cores. In Proceedings of the 22nd international conference on Parallel architectures and compilation techniques. IEEE, 177--187."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337184"},{"key":"e_1_3_2_1_50_1","volume-title":"Zhenqian Zhang, Joshua Schabel, Steve Lipa, Eric Rotenberg, W Rhett Davis, and Paul Franzon.","author":"Widialaksono Randy","year":"2016","unstructured":"Randy Widialaksono , Rangeen Basu Roy Chowdhury , Zhenqian Zhang, Joshua Schabel, Steve Lipa, Eric Rotenberg, W Rhett Davis, and Paul Franzon. 2016 . Physical design of a 3D-stacked heterogeneous multi-core processor. In 3D Systems Integration Conference (3DIC), 2016 IEEE International. IEEE , 1--5. Randy Widialaksono, Rangeen Basu Roy Chowdhury, Zhenqian Zhang, Joshua Schabel, Steve Lipa, Eric Rotenberg, W Rhett Davis, and Paul Franzon. 2016. Physical design of a 3D-stacked heterogeneous multi-core processor. In 3D Systems Integration Conference (3DIC), 2016 IEEE International. IEEE, 1--5."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.7"},{"key":"e_1_3_2_1_52_1","first-page":"6000","article-title":"High-Performance and Energy-Efficient Mobile Web Browsing on Big\/Little Systems","volume":"8000","author":"Zhu Yuhao","year":"2013","unstructured":"Yuhao Zhu and Vijay Janapa Reddi . 2013 . High-Performance and Energy-Efficient Mobile Web Browsing on Big\/Little Systems . Network 8000 (2013), 6000 . Yuhao Zhu and Vijay Janapa Reddi. 2013. High-Performance and Energy-Efficient Mobile Web Browsing on Big\/Little Systems. Network 8000 (2013), 6000.","journal-title":"Network"}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Cambridge Massachusetts","acronym":"MICRO-50","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123969","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3123969","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3123969","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:31Z","timestamp":1750217431000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123969"}},"subtitle":["the illusion of many out-of-order cores using in-order hardware"],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":50,"alternative-id":["10.1145\/3123939.3123969","10.1145\/3123939"],"URL":"https:\/\/doi.org\/10.1145\/3123939.3123969","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}