{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:08:18Z","timestamp":1750306098662,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3123939.3123981","type":"proceedings-article","created":{"date-parts":[[2017,11,20]],"date-time":"2017-11-20T14:31:12Z","timestamp":1511188272000},"page":"800-812","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["Hardware supported persistent object address translation"],"prefix":"10.1145","author":[{"given":"Tiancong","family":"Wang","sequence":"first","affiliation":[{"name":"North Carolina State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sakthikumaran","family":"Sambasivam","sequence":"additional","affiliation":[{"name":"North Carolina State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Solihin","sequence":"additional","affiliation":[{"name":"North Carolina State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James","family":"Tuck","sequence":"additional","affiliation":[{"name":"North Carolina State University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings of the 12th Conference on USENIX Security Symposium -","volume":"12","author":"Bhatkar Sandeep","unstructured":"Sandeep Bhatkar , Daniel C. DuVarney , and R. Sekar . 2003. Address Obfuscation: An Efficient Approach to Combat a Board Range of Memory Error Exploits . In Proceedings of the 12th Conference on USENIX Security Symposium - Volume 12 (SSYM'03). USENIX Association, Berkeley, CA, USA, 8--8. http:\/\/dl.acm.org\/citation.cfm?id=1251353.1251361 Sandeep Bhatkar, Daniel C. DuVarney, and R. Sekar. 2003. Address Obfuscation: An Efficient Approach to Combat a Board Range of Memory Error Exploits. In Proceedings of the 12th Conference on USENIX Security Symposium - Volume 12 (SSYM'03). USENIX Association, Berkeley, CA, USA, 8--8. http:\/\/dl.acm.org\/citation.cfm?id=1251353.1251361"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629677"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2714064.2660224"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.14778\/2735479.2735483"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124543"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2482767.2482806"},{"volume-title":"x86, x64 Instruction Latency, Memory Latency and CPUID dumps. (March","year":"2017","key":"e_1_3_2_1_11_1","unstructured":"InstLatX64. 2017. x86, x64 Instruction Latency, Memory Latency and CPUID dumps. (March 2017 ). http:\/\/users.atw.hu\/instlatx64\/ InstLatX64. 2017. x86, x64 Instruction Latency, Memory Latency and CPUID dumps. (March 2017). http:\/\/users.atw.hu\/instlatx64\/"},{"key":"e_1_3_2_1_12_1","unstructured":"Intel. 2016. Intel 64 and IA-32 Architectures Developer's Manual: Vol. 3A. Intel. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/64-ia-32-architectures-software-developer-vol-3a-part-1-manual.html  Intel. 2016. Intel 64 and IA-32 Architectures Developer's Manual: Vol. 3A. Intel. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/64-ia-32-architectures-software-developer-vol-3a-part-1-manual.html"},{"key":"e_1_3_2_1_13_1","volume-title":"Intel and Micron Produce Breakthrough Memory Technology. (Jul","author":"Micron Intel","year":"2015","unstructured":"Intel and Micron . 2015. Intel and Micron Produce Breakthrough Memory Technology. (Jul . 2015 ). Intel and Micron. 2015. Intel and Micron Produce Breakthrough Memory Technology. (Jul. 2015)."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830805"},{"volume-title":"IEEE International Solid-State Circuits Conference. Digest of Technical Papers.","author":"Kawahara T.","key":"e_1_3_2_1_15_1","unstructured":"T. Kawahara , R. Takemura , K. Miura , J. Hayakawa , S. Ikeda , Y. Lee , R. Sasaki , Y. Goto , K. Ito , T. Meguro , F. Matsukura , H. Takahashi , H. Matsuoka , and H. Ohno . 2007. 2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read . In IEEE International Solid-State Circuits Conference. Digest of Technical Papers. T. Kawahara, R. Takemura, K. Miura, J. Hayakawa, S. Ikeda, Y. Lee, R. Sasaki, Y. Goto, K. Ito, T. Meguro, F. Matsukura, H. Takahashi, H. Matsuoka, and H. Ohno. 2007. 2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read. In IEEE International Solid-State Circuits Conference. Digest of Technical Papers."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872381"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"volume-title":"Capability-Based Computer Systems. Butterworth-Heinemann","author":"Levy Henry M.","key":"e_1_3_2_1_19_1","unstructured":"Henry M. Levy . 1984. Capability-Based Computer Systems. Butterworth-Heinemann , Newton, MA, USA . Henry M. Levy. 1984. Capability-Based Computer Systems. Butterworth-Heinemann, Newton, MA, USA."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974684"},{"key":"e_1_3_2_1_21_1","volume-title":"9th USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage 17)","author":"Marathe Virendra J.","year":"2017","unstructured":"Virendra J. Marathe , Margo Seltzer , Steve Byan , and Tim Harris . 2017 . Persistent Memcached: Bringing Legacy Code to Byte-Addressable Persistent Memory . In 9th USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage 17) . USENIX Association, Santa Clara, CA. https:\/\/www.usenix.org\/conference\/hotstorage17\/program\/presentation\/marathe Virendra J. Marathe, Margo Seltzer, Steve Byan, and Tim Harris. 2017. Persistent Memcached: Bringing Legacy Code to Byte-Addressable Persistent Memory. In 9th USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage 17). USENIX Association, Santa Clara, CA. https:\/\/www.usenix.org\/conference\/hotstorage17\/program\/presentation\/marathe"},{"key":"e_1_3_2_1_22_1","unstructured":"Justin Meza Yixin Luo Samira Khan Jishen Zhao Yuan Xie and Onur Mutlu. 2013. A case for efficient hardware\/software cooperative management of storage and memory. (2013).  Justin Meza Yixin Luo Samira Khan Jishen Zhao Yuan Xie and Onur Mutlu. 2013. A case for efficient hardware\/software cooperative management of storage and memory. (2013)."},{"volume-title":"International symposium on Computer architecuture.","author":"Pelley Steven","key":"e_1_3_2_1_23_1","unstructured":"Steven Pelley , Peter M. Chen , and Thomas F. Wenisch . 2014. Memory persistency . In International symposium on Computer architecuture. Steven Pelley, Peter M. Chen, and Thomas F. Wenisch. 2014. Memory persistency. In International symposium on Computer architecuture."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600713"},{"key":"e_1_3_2_1_25_1","volume-title":"Persistent Memory Programming. (August","author":"Library NVM","year":"2016","unstructured":"NVM Library Team at Intel . 2016. Persistent Memory Programming. (August 2016 ). http:\/\/pmem.io. NVM Library Team at Intel. 2016. Persistent Memory Programming. (August 2016). http:\/\/pmem.io."},{"key":"e_1_3_2_1_26_1","unstructured":"Transaction Processing Performance Council (TPC). 2010. TPC Benchmark C. (February 2010). http:\/\/www.tpc.org\/tpc_documents_current_versions\/pdf\/tpc-c_v5.11.0.pdf  Transaction Processing Performance Council (TPC). 2010. TPC Benchmark C. (February 2010). http:\/\/www.tpc.org\/tpc_documents_current_versions\/pdf\/tpc-c_v5.11.0.pdf"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540744"}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS\\DATC IEEE Computer Society"],"location":"Cambridge Massachusetts","acronym":"MICRO-50"},"container-title":["Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123981","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3123981","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:31Z","timestamp":1750217431000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123981"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":28,"alternative-id":["10.1145\/3123939.3123981","10.1145\/3123939"],"URL":"https:\/\/doi.org\/10.1145\/3123939.3123981","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}