{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:48:35Z","timestamp":1773193715585,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":87,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Defense Advanced Research Projects Agency","award":["HR0011-13-2-0014"],"award-info":[{"award-number":["HR0011-13-2-0014"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3123939.3123983","type":"proceedings-article","created":{"date-parts":[[2017,10,4]],"date-time":"2017-10-04T18:06:06Z","timestamp":1507140366000},"page":"55-68","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":29,"title":["UDP"],"prefix":"10.1145","author":[{"given":"Yuanwei","family":"Fang","sequence":"first","affiliation":[{"name":"University Of Chicago"}]},{"given":"Chen","family":"Zou","sequence":"additional","affiliation":[{"name":"University Of Chicago"}]},{"given":"Aaron J.","family":"Elmore","sequence":"additional","affiliation":[{"name":"University Of Chicago"}]},{"given":"Andrew A.","family":"Chien","sequence":"additional","affiliation":[{"name":"University Of Chicago and Mathematics and Computer Science Division"}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"{n. d.}. Cadence Tensilica Xtensa. https:\/\/ip.cadence.com\/uploads\/902\/TIP_What_Why_How_Cust_Processors_WP_V3_FINAL-pdf. ({n. d.}).  {n. d.}. Cadence Tensilica Xtensa. https:\/\/ip.cadence.com\/uploads\/902\/TIP_What_Why_How_Cust_Processors_WP_V3_FINAL-pdf. ({n. d.})."},{"key":"e_1_3_2_1_2_1","unstructured":"{n. d.}. IBM Netezza Data Warehouse Appliances. http:\/\/www-01.ibm.com\/software\/data\/netezza\/. ({n. d.}).  {n. d.}. IBM Netezza Data Warehouse Appliances. http:\/\/www-01.ibm.com\/software\/data\/netezza\/. ({n. d.})."},{"key":"e_1_3_2_1_3_1","unstructured":"{n. d.}. NEON - ARM. https:\/\/www.arm.com\/products\/processors\/technologies\/neon.php. ({n. d.}).  {n. d.}. NEON - ARM. https:\/\/www.arm.com\/products\/processors\/technologies\/neon.php. ({n. d.})."},{"key":"e_1_3_2_1_4_1","unstructured":"{n. d.}. Oracle Exadata Storage Server. http:\/\/www.oracle.com\/technetwork\/index.html. ({n. d.}).  {n. d.}. Oracle Exadata Storage Server. http:\/\/www.oracle.com\/technetwork\/index.html. ({n. d.})."},{"key":"e_1_3_2_1_5_1","unstructured":"2001. Canterbury Corpus. (2001). http:\/\/corpus.canterbury.ac.nz\/  2001. Canterbury Corpus. (2001). http:\/\/corpus.canterbury.ac.nz\/"},{"key":"e_1_3_2_1_6_1","unstructured":"2008. CACTI 6.5. http:\/\/www.cs.utah.edu\/~rajeev\/cacti6\/. (2008).  2008. CACTI 6.5. http:\/\/www.cs.utah.edu\/~rajeev\/cacti6\/. (2008)."},{"key":"e_1_3_2_1_7_1","unstructured":"2008. IEEE 754 floating-point format. (2008). http:\/\/grouper.ieee.org\/groups\/754\/  2008. IEEE 754 floating-point format. (2008). http:\/\/grouper.ieee.org\/groups\/754\/"},{"key":"e_1_3_2_1_8_1","unstructured":"2009. libcsv C library. https:\/\/sourceforge.net\/projects\/libcsv\/. (2009).  2009. libcsv C library. https:\/\/sourceforge.net\/projects\/libcsv\/. (2009)."},{"key":"e_1_3_2_1_9_1","unstructured":"2010. The IBM Power Edge of Network Processor. (2010). http:\/\/www.cercs.gatech.edu\/iucrc10\/material\/franke.pdf  2010. The IBM Power Edge of Network Processor. (2010). http:\/\/www.cercs.gatech.edu\/iucrc10\/material\/franke.pdf"},{"key":"e_1_3_2_1_10_1","unstructured":"2010. Intel Xeon Processor E5620 Specification. (2010). https:\/\/ark.intel.com\/products\/47925  2010. Intel Xeon Processor E5620 Specification. (2010). https:\/\/ark.intel.com\/products\/47925"},{"key":"e_1_3_2_1_11_1","unstructured":"2011. The ARMv8 Architecture white paper. (2011). https:\/\/www.arm.com\/files\/downloads\/ARMv8_white_paper_v5.pdf  2011. The ARMv8 Architecture white paper. (2011). https:\/\/www.arm.com\/files\/downloads\/ARMv8_white_paper_v5.pdf"},{"key":"e_1_3_2_1_12_1","unstructured":"2011. Cavium NITROX DPI L7 Content Processor Family. (2011). http:\/\/www.cavium.com\/processor_NITROX-DPI.html  2011. Cavium NITROX DPI L7 Content Processor Family. (2011). http:\/\/www.cavium.com\/processor_NITROX-DPI.html"},{"key":"e_1_3_2_1_13_1","unstructured":"2011. PARSEC 3.0. (2011). http:\/\/parsec.cs.princeton.edu\/  2011. PARSEC 3.0. (2011). http:\/\/parsec.cs.princeton.edu\/"},{"key":"e_1_3_2_1_14_1","unstructured":"2012. Big Data Research and Development Initiative. https:\/\/www.whitehouse.gov\/sites\/default\/files\/microsites\/ostp\/big_data_press_release_final_2.pdf. (2012).  2012. Big Data Research and Development Initiative. https:\/\/www.whitehouse.gov\/sites\/default\/files\/microsites\/ostp\/big_data_press_release_final_2.pdf. (2012)."},{"key":"e_1_3_2_1_15_1","unstructured":"2012. Boost C++ library. http:\/\/www.boost.org\/. (2012).  2012. Boost C++ library. http:\/\/www.boost.org\/. (2012)."},{"key":"e_1_3_2_1_16_1","unstructured":"2012. Chicago City Crime Report. (2012). http:\/\/data.cityofchicago.org  2012. Chicago City Crime Report. (2012). http:\/\/data.cityofchicago.org"},{"key":"e_1_3_2_1_17_1","unstructured":"2012. Chicago City Restaurant Inspection. (2012). http:\/\/data.cityofchicago.org  2012. Chicago City Restaurant Inspection. (2012). http:\/\/data.cityofchicago.org"},{"key":"e_1_3_2_1_18_1","unstructured":"2013. Apache Parquet C++ library. https:\/\/github.com\/apache\/parquet-cpp. (2013).  2013. Apache Parquet C++ library. https:\/\/github.com\/apache\/parquet-cpp. (2013)."},{"key":"e_1_3_2_1_19_1","unstructured":"2013. Frontiers in Massive Data Analysis. National Research Council Press. ISBN: 978-0-309-28778-4  2013. Frontiers in Massive Data Analysis. National Research Council Press. ISBN: 978-0-309-28778-4"},{"key":"e_1_3_2_1_20_1","unstructured":"2013. Intel Advanced Vector Extensions. (2013). https:\/\/software.intel.com\/en-us\/isa-extensions\/intel-avx  2013. Intel Advanced Vector Extensions. (2013). https:\/\/software.intel.com\/en-us\/isa-extensions\/intel-avx"},{"key":"e_1_3_2_1_21_1","unstructured":"2013. Intel communications chipset 8955. (2013). http:\/\/ark.intel.com\/products\/80372\/Intel-DH8955-PCH  2013. Intel communications chipset 8955. (2013). http:\/\/ark.intel.com\/products\/80372\/Intel-DH8955-PCH"},{"key":"e_1_3_2_1_22_1","unstructured":"2013. libhuffman C library. https:\/\/github.com\/drichardson\/huffman. (2013).  2013. libhuffman C library. https:\/\/github.com\/drichardson\/huffman. (2013)."},{"key":"e_1_3_2_1_23_1","unstructured":"2013. New York City Taxi Report. http:\/\/www.andresmh.com\/nyctaxitrips\/. (2013).  2013. New York City Taxi Report. http:\/\/www.andresmh.com\/nyctaxitrips\/. (2013)."},{"key":"e_1_3_2_1_24_1","unstructured":"2014. Berkeley Big Data Benchmark. (2014). https:\/\/amplab.cs.berkeley.edu\/benchmark\/  2014. Berkeley Big Data Benchmark. (2014). https:\/\/amplab.cs.berkeley.edu\/benchmark\/"},{"key":"e_1_3_2_1_25_1","unstructured":"2015. Intel Hyperscan. (2015). https:\/\/github.com\/01org\/hyperscan  2015. Intel Hyperscan. (2015). https:\/\/github.com\/01org\/hyperscan"},{"key":"e_1_3_2_1_26_1","unstructured":"2015. Sparc M7 Die Size (wikipedia). https:\/\/en.wikipedia.org\/wiki\/SPARC. (2015).  2015. Sparc M7 Die Size (wikipedia). https:\/\/en.wikipedia.org\/wiki\/SPARC. (2015)."},{"key":"e_1_3_2_1_27_1","unstructured":"2016. Federal Big Data Research and Development Strategic Plan. http:\/\/www.whitehouse.gov\/. (May 2016).  2016. Federal Big Data Research and Development Strategic Plan. http:\/\/www.whitehouse.gov\/. (May 2016)."},{"key":"e_1_3_2_1_28_1","unstructured":"2016. GNU Scientific Library https:\/\/www.gnu.org\/software\/gsl\/. (2016).  2016. GNU Scientific Library https:\/\/www.gnu.org\/software\/gsl\/. (2016)."},{"key":"e_1_3_2_1_29_1","unstructured":"2016. Google Snappy compression library. https:\/\/github.com\/google\/snappy. (2016).  2016. Google Snappy compression library. https:\/\/github.com\/google\/snappy. (2016)."},{"key":"e_1_3_2_1_30_1","unstructured":"2016. Intel Chipset 89xx Series. http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/solution-briefs\/scaling-acceleration-capacity-brief.pdf. (2016).  2016. Intel Chipset 89xx Series. http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/solution-briefs\/scaling-acceleration-capacity-brief.pdf. (2016)."},{"key":"e_1_3_2_1_31_1","unstructured":"2016. Keysight CX3300 Appliance. (2016). http:\/\/www.keysight.com\/en\/pc-2633352\/device-current-waveform-analyzers?cc=US&lc=eng  2016. Keysight CX3300 Appliance. (2016). http:\/\/www.keysight.com\/en\/pc-2633352\/device-current-waveform-analyzers?cc=US&lc=eng"},{"key":"e_1_3_2_1_32_1","unstructured":"2016. M7: Next Generation SPARC. (2016). http:\/\/www.oracle.com\/us\/products\/servers-storage\/servers\/sparc-enterprise\/migration\/m7-next-gen-spare-presentation-2326292.html  2016. M7: Next Generation SPARC. (2016). http:\/\/www.oracle.com\/us\/products\/servers-storage\/servers\/sparc-enterprise\/migration\/m7-next-gen-spare-presentation-2326292.html"},{"key":"e_1_3_2_1_33_1","unstructured":"2016. PostgreSQL Database. (2016). https:\/\/www.postgresql.org\/  2016. PostgreSQL Database. (2016). https:\/\/www.postgresql.org\/"},{"key":"e_1_3_2_1_34_1","unstructured":"2017. Intel64 and IA-32 Architectures. (2017). https:\/\/software.intel.com\/en-us\/articles\/intel-sdm  2017. Intel64 and IA-32 Architectures. (2017). https:\/\/software.intel.com\/en-us\/articles\/intel-sdm"},{"key":"e_1_3_2_1_35_1","unstructured":"2017. TPC-H Benchmark. http:\/\/www.tpc.org\/tpch\/. (2017).  2017. TPC-H Benchmark. http:\/\/www.tpc.org\/tpch\/. (2017)."},{"key":"e_1_3_2_1_36_1","volume-title":"Proc. of NSDI'15","author":"Agarwal Rachit","year":"2015"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2213836.2213864"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.40"},{"key":"e_1_3_2_1_39_1","first-page":"325","article-title":"Huffman decoder architecture for high speed operation and reduced memory. (1994)","volume":"5","author":"James Allen","year":"1994","journal-title":"US Patent"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872393"},{"key":"e_1_3_2_1_41_1","unstructured":"Jeff Barr. 2016. Developer Preview \u00e2\u0102\u015e EC2 Instances (F1) with Programmable Hardware. https:\/\/aws.amazon.com\/blogs\/aws\/developer-preview-ec2-instances-f1-with-programmable-hardware\/. (nov 2016).  Jeff Barr. 2016. Developer Preview \u00e2\u0102\u015e EC2 Instances (F1) with Programmable Hardware. https:\/\/aws.amazon.com\/blogs\/aws\/developer-preview-ec2-instances-f1-with-programmable-hardware\/. (nov 2016)."},{"key":"e_1_3_2_1_42_1","unstructured":"C. Gordon Bell. 1977. What Have We Learned from the PDP-11? Springer Netherlands.  C. Gordon Bell. 1977. What Have We Learned from the PDP-11? Springer Netherlands."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628079"},{"key":"e_1_3_2_1_45_1","volume-title":"Proc. of MICRO'16","author":"Adrian"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1365815.1365816"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2011.04.217"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2856113.2856115"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/984458.984486"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.14778\/2994509.2994515"},{"key":"e_1_3_2_1_51_1","volume-title":"4th Workshop on Architectures and Systems for Big Data (ASBD) held with ISCA'14","author":"Yuanwei","year":"2014"},{"key":"e_1_3_2_1_52_1","unstructured":"Yuanwei Fang and Andrew A. Chien. 2017. UDP System Interface and Lane ISA Definition. Technical Report https:\/\/newtraell.cs.uchicago.edu\/research\/publications\/techreports\/TR-2017-05  Yuanwei Fang and Andrew A. Chien. 2017. UDP System Interface and Lane ISA Definition. Technical Report https:\/\/newtraell.cs.uchicago.edu\/research\/publications\/techreports\/TR-2017-05"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/I2MTC.2016.7520365"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830809"},{"key":"e_1_3_2_1_55_1","unstructured":"Yuanwei Fang Andrew Lehane and Andrew A. Chien. 2015. EffCLiP: Efficient Coupled-Linear Packing for Finite Automata. University of Chicago Technical Report TR-2015--05 (May 2015).  Yuanwei Fang Andrew Lehane and Andrew A. Chien. 2015. EffCLiP: Efficient Coupled-Linear Packing for Finite Automata. University of Chicago Technical Report TR-2015--05 (May 2015)."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.46"},{"key":"e_1_3_2_1_57_1","volume-title":"HARE: Hardware Accelerator for Regular Expressions. In 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE.","author":"Vaibhav"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2837614.2837647"},{"key":"e_1_3_2_1_59_1","unstructured":"Shay Gueron. 2012. Intel Advanced Encryption Standard (AES) New Instructions Set. https:\/\/software.intel.com\/en-us\/articles\/intel-advanced-encryption-standard-aes-instructions-set. (September 2012).  Shay Gueron. 2012. Intel Advanced Encryption Standard (AES) New Instructions Set. https:\/\/software.intel.com\/en-us\/articles\/intel-advanced-encryption-standard-aes-instructions-set. (September 2012)."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1093\/bioinformatics\/bth423"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/2588888"},{"key":"e_1_3_2_1_62_1","unstructured":"John E. Hopcroft and Jeffrey D. Ullman. 1969. Formal Languages and Their Relation to Automata.   John E. Hopcroft and Jeffrey D. Ullman. 1969. Formal Languages and Their Relation to Automata."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/2588555.2612174"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.40"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.918001"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/1159913.1159952"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266801"},{"key":"e_1_3_2_1_68_1","volume-title":"Solid-State Circuits Conference-(ISSCC)","author":"Penny","year":"2015"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.14778\/1920841.1920886"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.14778\/2556549.2556555"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541988"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541988"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169044"},{"key":"e_1_3_2_1_74_1","volume-title":"Proc. of VLDB'05","author":"Mike"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080207"},{"key":"e_1_3_2_1_76_1","volume-title":"Proc. of DATE'16","author":"Tung"},{"key":"e_1_3_2_1_77_1","volume-title":"2014 IEEE High Performance Extreme Computing Conference (HPEC). 1--6.","author":"Thanh-Hoang T."},{"key":"e_1_3_2_1_78_1","volume-title":"2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP). 66--67","author":"Thanh-Hoang T."},{"key":"e_1_3_2_1_79_1","unstructured":"Jim Turley. 2014. Introduction to Intel Architecture white paper. (2014). https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/ia-introduction-basics-paper.pdf  Jim Turley. 2014. Introduction to Intel Architecture white paper. (2014). https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/ia-introduction-basics-paper.pdf"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.49"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.14778\/2732967.2732972"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541961"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123475"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139709"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1145\/2482767.2482791"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694369"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145816.2145833"}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Cambridge Massachusetts","acronym":"MICRO-50","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123983","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3123983","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3123983","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:31Z","timestamp":1750217431000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123983"}},"subtitle":["a programmable accelerator for extract-transform-load workloads and more"],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":87,"alternative-id":["10.1145\/3123939.3123983","10.1145\/3123939"],"URL":"https:\/\/doi.org\/10.1145\/3123939.3123983","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}