{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T02:17:30Z","timestamp":1781835450531,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3123939.3123984","type":"proceedings-article","created":{"date-parts":[[2017,11,20]],"date-time":"2017-11-20T14:31:12Z","timestamp":1511188272000},"page":"612-624","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Schedtask"],"prefix":"10.1145","author":[{"given":"Prathmesh","family":"Kallurkar","sequence":"first","affiliation":[{"name":"Intel Corporation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Smruti R.","family":"Sarangi","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Delhi"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2016. Filebench. (2016). https:\/\/github.com\/filebench\/filebench\/wiki  2016. Filebench. (2016). https:\/\/github.com\/filebench\/filebench\/wiki"},{"key":"e_1_3_2_1_2_1","unstructured":"2016. Linux Security Fix against Rowhammer Vulnerability. (2016). https:\/\/lwn.net\/Articles\/642069\/  2016. Linux Security Fix against Rowhammer Vulnerability. (2016). https:\/\/lwn.net\/Articles\/642069\/"},{"key":"e_1_3_2_1_3_1","unstructured":"2016. Project Zero: Exploiting the DRAM rowhammer bug to gain kernel privileges. (2016). https:\/\/googleprojectzero.blogspot.in\/2015\/03\/exploiting-dram-rowhammer-bug-to-gain.html  2016. Project Zero: Exploiting the DRAM rowhammer bug to gain kernel privileges. (2016). https:\/\/googleprojectzero.blogspot.in\/2015\/03\/exploiting-dram-rowhammer-bug-to-gain.html"},{"key":"e_1_3_2_1_4_1","unstructured":"2016. TPC-H. (2016). http:\/\/www.tpc.org\/tpch\/  2016. TPC-H. (2016). http:\/\/www.tpc.org\/tpch\/"},{"key":"e_1_3_2_1_5_1","unstructured":"2017. Sensitivity Analysis of Core Specialization Techniques. (2017). https:\/\/arxiv.org\/abs\/1708.03900  2017. Sensitivity Analysis of Core Specialization Techniques. (2017). https:\/\/arxiv.org\/abs\/1708.03900"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/945506.945509"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.26"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485946"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629579"},{"key":"e_1_3_2_1_10_1","volume-title":"USENIX Annual Technical Conference, FREENIX Track.","author":"Bellard Fabrice","year":"2005"},{"key":"e_1_3_2_1_11_1","unstructured":"Muli Ben-Yehuda Michael D Day Zvi Dubitzky Michael Factor Nadav Har'El Abel Gordon Anthony Liguori Orit Wasserman and Ben-Ami Yassour. 2010. The Turtles Project: Design and Implementation of Nested Virtualization. (2010). http:\/\/dl.acm.org\/citation.cfm?id=1924943.1924973   Muli Ben-Yehuda Michael D Day Zvi Dubitzky Michael Factor Nadav Har'El Abel Gordon Anthony Liguori Orit Wasserman and Ben-Ami Yassour. 2010. The Turtles Project: Design and Implementation of Nested Virtualization. (2010). http:\/\/dl.acm.org\/citation.cfm?id=1924943.1924973"},{"key":"e_1_3_2_1_12_1","volume-title":"TriKon: A Hypervisor Aware Manycore Processor. In IEEE International Conference on High Performance Computing (HiPC). http:\/\/ieeexplore.ieee.org\/document\/7116710\/","author":"Bhalla Rohan","year":"2014"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"e_1_3_2_1_14_1","volume-title":"Corey: An Operating System for Many Cores. In USENIX Symposium on Operating Systems Design and Implementation (OSDI). http:\/\/dl.acm.org\/citation.cfm?id=1855741","author":"Boyd-Wickizer Silas","year":"2008"},{"key":"e_1_3_2_1_15_1","volume-title":"USENIX Symposium on Operating Systems Design and Implementation (OSDI).","author":"Boyd-Wickizer Silas","year":"2010"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168893"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2013.127"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2637364.2591973"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155638"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151020"},{"key":"e_1_3_2_1_21_1","volume-title":"USENIX Symposium on Operating Systems Design and Implementation (OSDI). http:\/\/dl.acm.org\/citation.cfm?id=2387880","author":"Han Sangjin","year":"2012"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/1316689.1316747"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2602204.2602212"},{"key":"e_1_3_2_1_25_1","volume-title":"USENIX Symposium on Networked Systems Design and Implementation (NSDI). http:\/\/dl.acm.org\/citation.cfm?id=2616448","author":"Jeong EunYoung","year":"2014"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783706"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540731"},{"key":"e_1_3_2_1_28_1","unstructured":"Alexey Kopytov. 2004. SysBench: a system performance benchmark. (2004).  Alexey Kopytov. 2004. SysBench: a system performance benchmark. (2004)."},{"key":"e_1_3_2_1_29_1","first-page":"018","article-title":"Trace based instruction caching. (2000)","volume":"6","author":"Krick Robert F","year":"2000","journal-title":"US Patent"},{"key":"e_1_3_2_1_30_1","unstructured":"Min Lee. 2013. Memory region: a system abstraction for managing the complex memory structures of multicore platforms. Ph.D. Dissertation. Georgia Institute of Technology.  Min Lee. 2013. Memory region: a system abstraction for managing the complex memory structures of multicore platforms. Ph.D. Dissertation. Georgia Institute of Technology."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10026"},{"key":"e_1_3_2_1_33_1","volume-title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In USENIX Security Symposium","author":"Pessl Peter","year":"2016"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2015.7347586"},{"key":"e_1_3_2_1_35_1","unstructured":"Pranab Kumar Sen. 1968. Estimates of the Regression Coefficient Based on Kendall's Tau. J. Amer. Statist. Assoc. (1968).  Pranab Kumar Sen. 1968. Estimates of the Regression Coefficient Based on Kendall's Tau. J. Amer. Statist. Assoc. (1968)."},{"key":"e_1_3_2_1_36_1","volume-title":"FlexSC: Flexible System Call Scheduling with Exception-Less System Calls. In USENIX Symposium on Operating Systems Design and Implementation (OSDI). http:\/\/dl.acm.org\/citation.cfm?id=1924943","author":"Soares Livio","year":"2010"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337184"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978406"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531805"},{"key":"e_1_3_2_1_40_1","volume-title":"conf. au.","author":"Wilcox Matthew","year":"2003"}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Cambridge Massachusetts","acronym":"MICRO-50","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123984","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3123984","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:31Z","timestamp":1750217431000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123984"}},"subtitle":["a hardware-assisted task scheduler"],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":38,"alternative-id":["10.1145\/3123939.3123984","10.1145\/3123939"],"URL":"https:\/\/doi.org\/10.1145\/3123939.3123984","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}