{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T01:53:11Z","timestamp":1767837191834,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":49,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CAREER-1652294"],"award-info":[{"award-number":["CAREER-1652294"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3123939.3123986","type":"proceedings-article","created":{"date-parts":[[2017,11,20]],"date-time":"2017-11-20T14:31:12Z","timestamp":1511188272000},"page":"259-272","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":57,"title":["Cache automaton"],"prefix":"10.1145","author":[{"given":"Arun","family":"Subramaniyan","sequence":"first","affiliation":[{"name":"University of Michigan-Ann Arbor"}]},{"given":"Jingcheng","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Michigan-Ann Arbor"}]},{"given":"Ezhil R. M.","family":"Balasubramanian","sequence":"additional","affiliation":[{"name":"University of Michigan-Ann Arbor"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[{"name":"University of Michigan-Ann Arbor"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[{"name":"University of Michigan-Ann Arbor"}]},{"given":"Reetuparna","family":"Das","sequence":"additional","affiliation":[{"name":"University of Michigan-Ann Arbor"}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/360825.360855"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/291252.288305"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1323548.1323573"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1477942.1477950"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636093"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1882486.1882495"},{"key":"e_1_3_2_1_7_1","unstructured":"Chunkun Bo Ke Wang Jeffrey J Fox and Kevin Skadron. 2015. Entity Resolution Acceleration using Micron\u00e2\u0102Źs Automata Processor. Architectures and Systems for Big Data (ASBD) in conjunction with ISCA (2015).  Chunkun Bo Ke Wang Jeffrey J Fox and Kevin Skadron. 2015. Entity Resolution Acceleration using Micron\u00e2\u0102Źs Automata Processor. Architectures and Systems for Big Data (ASBD) in conjunction with ISCA (2015)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2472598"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Niladrish Chatterjee Mike O'Connor Donghyuk Lee Daniel R. Johnson Stephen W. Keckler Minsoo Rhu and William J. Dally. 2017. Architecting an Energy-Efficient DRAM System for GPUs. In High Performance Computer Architecture (HPCA).  Niladrish Chatterjee Mike O'Connor Donghyuk Lee Daniel R. Johnson Stephen W. Keckler Minsoo Rhu and William J. Dally. 2017. Architecting an Energy-Efficient DRAM System for GPUs. In High Performance Computer Architecture (HPCA).","DOI":"10.1109\/HPCA.2017.58"},{"key":"e_1_3_2_1_10_1","volume-title":"VLSI Technology (VLSIT), 2013 Symposium on. IEEE, C132--C133","author":"Chen Wei","year":"2013"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/647771.734431"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750398"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0122294"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.8"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830809"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1452335.1452339"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783747"},{"key":"e_1_3_2_1_18_1","unstructured":"Linley Gwennap. 2014. Micron Accelerates Automata:New Chip Speeds NFA Processing Using DRAM Architectures. In Microprocessor Report.  Linley Gwennap. 2014. Micron Accelerates Automata:New Chip Speeds NFA Processing Using DRAM Architectures. In Microprocessor Report."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258815"},{"key":"e_1_3_2_1_20_1","unstructured":"Intel. 2017. Cache Allocation Technology. (2017). https:\/\/software.intel.com\/en-us\/articles\/introduction-to-cache-allocation-technology  Intel. 2017. Cache Allocation Technology. (2017). https:\/\/software.intel.com\/en-us\/articles\/introduction-to-cache-allocation-technology"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3018743.3018760"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/1855591.1855598"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/305219.305248"},{"key":"e_1_3_2_1_24_1","unstructured":"Linux kernel. 2017. Huge Pages. https:\/\/www.kernel.org\/doc\/Documentation\/vm\/hugetlbpage.txt  Linux kernel. 2017. Huge Pages. https:\/\/www.kernel.org\/doc\/Documentation\/vm\/hugetlbpage.txt"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1151659.1159952"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169041"},{"key":"e_1_3_2_1_27_1","unstructured":"Micron. 2016. Method and system to dynamically power-down a block of a pattern-recognition processor. (2016). Patent US 9389833 B2.  Micron. 2016. Method and system to dynamically power-down a block of a pattern-recognition processor. (2016). Patent US 9389833 B2."},{"key":"e_1_3_2_1_28_1","unstructured":"Micron. 2017. Micron Automata Processing. http:\/\/www.micronautomata.com\/  Micron. 2017. Micron Automata Processing. http:\/\/www.micronautomata.com\/"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2714064.2660231"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541988"},{"key":"e_1_3_2_1_31_1","volume-title":"2015 International Conference on. IEEE, 149--156","author":"Naji Omar","year":"2015"},{"key":"e_1_3_2_1_32_1","volume-title":"Modeling and verification of parallel processes","author":"Petrenko Alexandre"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967965"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCBB.2015.2430313"},{"key":"e_1_3_2_1_35_1","volume-title":"Programming Techniques for the Automata Processor. In 45th International Conference on Parallel Processing, ICPP 2016","author":"Roy Indranil","year":"2016"},{"key":"e_1_3_2_1_36_1","volume-title":"High Performance Pattern Matching Using the Automata Processor. In 2016 IEEE International Parallel and Distributed Processing Symposium, IPDPS 2016","author":"Roy Indranil","year":"2016"},{"key":"e_1_3_2_1_37_1","volume-title":"32nd IEEE International Conference on Data Engineering, ICDE 2016","author":"Tandon Prateek","year":"2016"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.49"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2016.7581271"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2968456.2976763"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2903150.2903172"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.1015858107"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.73"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1185347.1185360"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1185347.1185360"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2014.2358840"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694369"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541989"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.18130\/V33970"}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Cambridge Massachusetts","acronym":"MICRO-50","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123986","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3123986","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3123986","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:31Z","timestamp":1750217431000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123986"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":49,"alternative-id":["10.1145\/3123939.3123986","10.1145\/3123939"],"URL":"https:\/\/doi.org\/10.1145\/3123939.3123986","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}