{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:08:18Z","timestamp":1750306098848,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3123939.3124535","type":"proceedings-article","created":{"date-parts":[[2017,10,4]],"date-time":"2017-10-04T18:06:06Z","timestamp":1507140366000},"page":"15-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Contutto"],"prefix":"10.1145","author":[{"given":"Bharat","family":"Sukhwani","sequence":"first","affiliation":[{"name":"IBM T. J. Watson Research Center"}]},{"given":"Thomas","family":"Roewer","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center"}]},{"given":"Charles L.","family":"Haymes","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center"}]},{"given":"Kyu-Hyoun","family":"Kim","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center"}]},{"given":"Adam J.","family":"McPadden","sequence":"additional","affiliation":[{"name":"IBM"}]},{"given":"Daniel M.","family":"Dreps","sequence":"additional","affiliation":[{"name":"IBM"}]},{"given":"Dean","family":"Sanner","sequence":"additional","affiliation":[{"name":"IBM"}]},{"given":"Jan","family":"Van Lunteren","sequence":"additional","affiliation":[{"name":"IBM Research"}]},{"given":"Sameh","family":"Asaad","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center"}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1247360.1247401"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145720"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.16"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2376131"},{"key":"e_1_3_2_1_6_1","unstructured":"\"POWER8 Memory Buffer User's Manual\" 22 April 2014 Version 1.1  \"POWER8 Memory Buffer User's Manual\" 22 April 2014 Version 1.1"},{"key":"e_1_3_2_1_7_1","unstructured":"A. B. Caldeira B. Grabowski V. Haug M. Kahle A. Laidlaw C. Diniz M. M Sanchez and S. Y. Sung \"IBM Power Systems S814 and S824 Technical Overview and Introduction\" IBM Redbook REDP-5097--00 August 2014 http:\/\/www.redbooks.ibm.com\/abstracts\/redp5097.html  A. B. Caldeira B. Grabowski V. Haug M. Kahle A. Laidlaw C. Diniz M. M Sanchez and S. Y. Sung \"IBM Power Systems S814 and S824 Technical Overview and Introduction\" IBM Redbook REDP-5097--00 August 2014 http:\/\/www.redbooks.ibm.com\/abstracts\/redp5097.html"},{"key":"e_1_3_2_1_8_1","unstructured":"SRC Computers Inc. Colorado Springs CO SRC MAP Architecture  SRC Computers Inc. Colorado Springs CO SRC MAP Architecture"},{"key":"e_1_3_2_1_9_1","unstructured":"\"DDR3 SDRAM High-Performance Controller MegaCore Functions\" https:\/\/www.altera.com\/products\/intellectual-property\/ip\/memory-interfaces-and-controllers\/m-alt-hpddr3.html  \"DDR3 SDRAM High-Performance Controller MegaCore Functions\" https:\/\/www.altera.com\/products\/intellectual-property\/ip\/memory-interfaces-and-controllers\/m-alt-hpddr3.html"},{"key":"e_1_3_2_1_10_1","unstructured":"\"Persistent Memory Programming\" http:\/\/pmem.io  \"Persistent Memory Programming\" http:\/\/pmem.io"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555789"},{"key":"e_1_3_2_1_12_1","unstructured":"B. Abali R. J. Eickemeyer H. Franke C. S. Li and M. A. Taubenblatt \"Disaggregated and optically interconnected memory: when will it be cost effective\" arXiv:1503.01416 {cs.DC}  B. Abali R. J. Eickemeyer H. Franke C. S. Li and M. A. Taubenblatt \"Disaggregated and optically interconnected memory: when will it be cost effective\" arXiv:1503.01416 {cs.DC}"},{"volume-title":"7th Annual Non-Volatile Memories Workshop, March 6--8","year":"2016","author":"Hady T.","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","unstructured":"T. V. Hulett \"All MRAM NVMe SSD - It is Fast!\" Flash Memory Summit August 8--11 2016  T. V. Hulett \"All MRAM NVMe SSD - It is Fast!\" Flash Memory Summit August 8--11 2016"},{"key":"e_1_3_2_1_15_1","unstructured":"\"General Parallel File System\" https:\/\/www.ibm.com\/support\/knowledgecenter\/en\/SSFKCN\/gpfs_welcome.html  \"General Parallel File System\" https:\/\/www.ibm.com\/support\/knowledgecenter\/en\/SSFKCN\/gpfs_welcome.html"},{"key":"e_1_3_2_1_16_1","unstructured":"J. Axbeo \"Flexible I\/O Tester\" https:\/\/github.com\/axboe\/fio  J. Axbeo \"Flexible I\/O Tester\" https:\/\/github.com\/axboe\/fio"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2757062"},{"key":"e_1_3_2_1_18_1","unstructured":"\"Zynq: All Programmable SoC with Hardware and Software Programmability\" https:\/\/www.xilinx.com\/products\/silicon-devices\/soc\/zynq-7000.html  \"Zynq: All Programmable SoC with Hardware and Software Programmability\" https:\/\/www.xilinx.com\/products\/silicon-devices\/soc\/zynq-7000.html"}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS\\DATC IEEE Computer Society"],"location":"Cambridge Massachusetts","acronym":"MICRO-50"},"container-title":["Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3124535","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3124535","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:31Z","timestamp":1750217431000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3124535"}},"subtitle":["a novel FPGA-based prototyping platform enabling innovation in the memory subsystem of a server class processor"],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":18,"alternative-id":["10.1145\/3123939.3124535","10.1145\/3123939"],"URL":"https:\/\/doi.org\/10.1145\/3123939.3124535","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}