{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T16:26:47Z","timestamp":1783787207804,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"European Union","award":["688540"],"award-info":[{"award-number":["688540"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3123939.3124537","type":"proceedings-article","created":{"date-parts":[[2017,11,20]],"date-time":"2017-11-20T14:31:12Z","timestamp":1511188272000},"page":"503-516","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":56,"title":["Harnessing voltage margins for energy efficiency in multicore CPUs"],"prefix":"10.1145","author":[{"given":"George","family":"Papadimitriou","sequence":"first","affiliation":[{"name":"University of Athens, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Manolis","family":"Kaliorakis","sequence":"additional","affiliation":[{"name":"University of Athens, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Athanasios","family":"Chatzidimitriou","sequence":"additional","affiliation":[{"name":"University of Athens, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dimitris","family":"Gizopoulos","sequence":"additional","affiliation":[{"name":"University of Athens, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peter","family":"Lawthers","sequence":"additional","affiliation":[{"name":"Applied Micro Circuits Corporation Deutschland GmbH, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shidhartha","family":"Das","sequence":"additional","affiliation":[{"name":"ARM Ltd., Cambridge, UK"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proceedings of IEEE International Conference on Semiconductor Electronic (ICSE '12)","author":"Salehuddin F.","unstructured":"F. Salehuddin , I. Ahmad , F.A. Hamid , A. Zaharim , A. Maheran , A. Hamid , P. S. Menon , H. A. Elgomati , and B. Y. Majlis . 2012. Optimization of process parameter variation in 45nm p-channel MOSFET using L18 Orthogonal Array . In Proceedings of IEEE International Conference on Semiconductor Electronic (ICSE '12) . Kuala Lumpur, Malaysia, 219--223. F. Salehuddin, I. Ahmad, F.A. Hamid, A. Zaharim, A. Maheran, A. Hamid, P. S. Menon, H. A. Elgomati, and B. Y. Majlis. 2012. Optimization of process parameter variation in 45nm p-channel MOSFET using L18 Orthogonal Array. In Proceedings of IEEE International Conference on Semiconductor Electronic (ICSE '12). Kuala Lumpur, Malaysia, 219--223."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19740115"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373412"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.35"},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the 2010 international conference on Power aware computing and systems (HotPower'10)","author":"Sueur Etienne Le","year":"2010","unstructured":"Etienne Le Sueur and Gernot Heiser . 2010 . Dynamic voltage and frequency scaling: the laws of diminishing returns . In Proceedings of the 2010 international conference on Power aware computing and systems (HotPower'10) . USENIX Association, Berkeley, CA, USA, 1--8. Etienne Le Sueur and Gernot Heiser. 2010. Dynamic voltage and frequency scaling: the laws of diminishing returns. In Proceedings of the 2010 international conference on Power aware computing and systems (HotPower'10). USENIX Association, Berkeley, CA, USA, 1--8."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956571"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830824"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155622"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485948"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.54"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830811"},{"key":"e_1_3_2_1_12_1","unstructured":"The Linux Kernel Documentation (Parent Directory) Retrieved 2017 from https:\/\/www.kernel.org\/doc\/Documentation.  The Linux Kernel Documentation (Parent Directory) Retrieved 2017 from https:\/\/www.kernel.org\/doc\/Documentation."},{"key":"e_1_3_2_1_13_1","volume-title":"13th IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE `17)","author":"Papadimitriou George","year":"2017","unstructured":"George Papadimitriou , Manolis Kaliorakis , Athanasios Chatzidimitriou , Dimitris Gizopoulos , Greg Favor , Kumar Sankaran and Shidhartha Das . 2017 . A System-Level Voltage\/Frequency Scaling Characterization Framework for Multicore CPUs . In 13th IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE `17) . Boston, MA, USA. George Papadimitriou, Manolis Kaliorakis, Athanasios Chatzidimitriou, Dimitris Gizopoulos, Greg Favor, Kumar Sankaran and Shidhartha Das. 2017. A System-Level Voltage\/Frequency Scaling Characterization Framework for Multicore CPUs. In 13th IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE `17). Boston, MA, USA."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746230"},{"key":"e_1_3_2_1_16_1","volume-title":"IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE `09)","author":"Biswas Arijit","year":"2009","unstructured":"Arijit Biswas , Niranjan Soundararajan , Shubhendu S. Mukherjee , and Sudhanva Gurumurthi . 2009 . Quantized AVF: A means of capturing vulnerability variations over small windows of time . In IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE `09) . Stanford University, CA, USA. Arijit Biswas, Niranjan Soundararajan, Shubhendu S. Mukherjee, and Sudhanva Gurumurthi. 2009. Quantized AVF: A means of capturing vulnerability variations over small windows of time. In IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE `09). Stanford University, CA, USA."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798233"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250726"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/1953048.2078195"},{"key":"e_1_3_2_1_20_1","unstructured":"Perf: Linux Profiling with Performance Counters. Retrieved 2017 from https:\/\/perf.wiki.kernel.org\/index.php\/Main_Page.  Perf: Linux Profiling with Performance Counters. Retrieved 2017 from https:\/\/perf.wiki.kernel.org\/index.php\/Main_Page."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.61"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283808"},{"key":"e_1_3_2_1_25_1","volume-title":"Proceedings of the IEEE International Test Conference (ITC `08)","author":"Franch R.","unstructured":"R. Franch , P. Restle , N. James , W. Huott , J. Friedrich , R. Dixon , S. Weitzel , K. Van Goor , and G. Salem . 2008. On-chip timing uncertainty measurements on IBM microprocessors . In Proceedings of the IEEE International Test Conference (ITC `08) , Santa Clara, CA, USA, 1--7. R. Franch, P. Restle, N. James, W. Huott, J. Friedrich, R. Dixon, S. Weitzel, K. Van Goor, and G. Salem. 2008. On-chip timing uncertainty measurements on IBM microprocessors. In Proceedings of the IEEE International Test Conference (ITC `08), Santa Clara, CA, USA, 1--7."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332740"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669136"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/2016802.2016860"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.28"},{"key":"e_1_3_2_1_30_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE '09)","author":"Gupta Meeta S.","unstructured":"Meeta S. Gupta , Vijay Janapa Reddi , Glenn Holloway , Gu-Yeon Wei , and David M. Brooks . 2009. An event-guided approach to reducing voltage noise in processors . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE '09) . European Design and Automation Association, 3001 Leuven, Belgium, Belgium, 160--165. Meeta S. Gupta, Vijay Janapa Reddi, Glenn Holloway, Gu-Yeon Wei, and David M. Brooks. 2009. An event-guided approach to reducing voltage noise in processors. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE '09). European Design and Automation Association, 3001 Leuven, Belgium, Belgium, 160--165."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822802"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337188"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871562"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658654"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446104"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2017.8046198"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830814"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.106"},{"key":"e_1_3_2_1_39_1","volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC `15)","author":"Whatmough Paul N.","unstructured":"Paul N. Whatmough , Shidhartha Das , Zacharias Hadjilambrou , and David M. Bull . 2015. An all-digital power-delivery monitor for analysis of a 28nm dual-core ARM Cortex-A57 cluster . In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC `15) , San Francisco, CA, USA, 262--264. Paul N. Whatmough, Shidhartha Das, Zacharias Hadjilambrou, and David M. Bull. 2015. An all-digital power-delivery monitor for analysis of a 28nm dual-core ARM Cortex-A57 cluster. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC `15), San Francisco, CA, USA, 262--264."},{"key":"e_1_3_2_1_40_1","volume-title":"Proceedings of the 2015 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED `15)","author":"Whatmough Paul N.","unstructured":"Paul N. Whatmough , Shidhartha Das , and David M. Bull . 2015. Analysis of adaptive clocking technique for resonant supply voltage noise mitigation . In Proceedings of the 2015 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED `15) , Rome, Italy, 128--133. Paul N. Whatmough, Shidhartha Das, and David M. Bull. 2015. Analysis of adaptive clocking technique for resonant supply voltage noise mitigation. In Proceedings of the 2015 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED `15), Rome, Italy, 128--133."},{"key":"e_1_3_2_1_41_1","volume-title":"Proceedings of the 2015 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED `15)","author":"Das Shidhartha","unstructured":"Shidhartha Das , Paul Whatmough and David M. Bull . 2015. Modelling and characterization of the System-Level Power-Delivery Network for a Dual-Core ARM A57 Cluster in 28nm CMOS . In Proceedings of the 2015 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED `15) , Rome, Italy, 146--151. Shidhartha Das, Paul Whatmough and David M. Bull. 2015. Modelling and characterization of the System-Level Power-Delivery Network for a Dual-Core ARM A57 Cluster in 28nm CMOS. In Proceedings of the 2015 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED `15), Rome, Italy, 146--151."},{"key":"e_1_3_2_1_42_1","volume-title":"Shidhartha Das and David M. Bull","author":"Whatmough Paul","year":"2017","unstructured":"Paul Whatmough , Shidhartha Das and David M. Bull . 2017 . Power Integrity Analysis of a 28 nm Dual-Core ARM Cortex-A57 Cluster Using an All-Digital Power Delivery Monitor. In Journal of Solid-State Circuits (JSSC '17). vol. 52 , no. 6, pp. 1643 -- 1654, March. Paul Whatmough, Shidhartha Das and David M. Bull. 2017. Power Integrity Analysis of a 28 nm Dual-Core ARM Cortex-A57 Cluster Using an All-Digital Power Delivery Monitor. In Journal of Solid-State Circuits (JSSC '17). vol. 52, no. 6, pp. 1643 -- 1654, March."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2012.6189201"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598116"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168881"}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Cambridge Massachusetts","acronym":"MICRO-50","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3124537","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3124537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:31Z","timestamp":1750217431000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3124537"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":45,"alternative-id":["10.1145\/3123939.3124537","10.1145\/3123939"],"URL":"https:\/\/doi.org\/10.1145\/3123939.3124537","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}