{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:49:23Z","timestamp":1783036163610,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":49,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3123939.3124539","type":"proceedings-article","created":{"date-parts":[[2017,11,20]],"date-time":"2017-11-20T14:31:12Z","timestamp":1511188272000},"page":"178-190","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":81,"title":["Proteus"],"prefix":"10.1145","author":[{"given":"Seunghee","family":"Shin","sequence":"first","affiliation":[{"name":"North Carolina State University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Satish Kumar","family":"Tirukkovalluri","sequence":"additional","affiliation":[{"name":"North Carolina State University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"James","family":"Tuck","sequence":"additional","affiliation":[{"name":"North Carolina State University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yan","family":"Solihin","sequence":"additional","affiliation":[{"name":"North Carolina State University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"e_1_3_2_1_2_1","volume-title":"Persistent Memory Programming. (August","author":"Library NVM","year":"2016","unstructured":"NVM Library Team at Intel . 2016. Persistent Memory Programming. (August 2016 ). http:\/\/pmem.io. NVM Library Team at Intel. 2016. Persistent Memory Programming. (August 2016). http:\/\/pmem.io."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926284"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872377"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080230"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2660193.2660224"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.14778\/2735479.2735483"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_2_1_10_1","volume-title":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 77--89","author":"Doshi K.","unstructured":"K. Doshi , E. Giles , and P. Varman . 2016. Atomic persistence for SCM with a non-intrusive backend controller . In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 77--89 . K. Doshi, E. Giles, and P. Varman. 2016. Atomic persistence for SCM with a non-intrusive backend controller. In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 77--89."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901344"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1707228"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.14778\/2735496.2735502"},{"key":"e_1_3_2_1_14_1","unstructured":"Intel. 2016. Intel 64 and IA-32 Architectures Developer's Manual: Vol. 3A. Intel. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/64-ia-32-architectures-software-developer-vol-3a-part-1-manual.html  Intel. 2016. Intel 64 and IA-32 Architectures Developer's Manual: Vol. 3A. Intel. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/64-ia-32-architectures-software-developer-vol-3a-part-1-manual.html"},{"key":"e_1_3_2_1_15_1","unstructured":"Intel. 2016. Intel 64 and IA-32 Architectures Optimization Reference Manual. Intel. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/64-ia-32-architectures-optimization-manual.html  Intel. 2016. Intel 64 and IA-32 Architectures Optimization Reference Manual. Intel. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/64-ia-32-architectures-optimization-manual.html"},{"key":"e_1_3_2_1_16_1","volume-title":"Intel and Micron Produce Breakthrough Memory Technology. (Jul","author":"Micron Intel","year":"2015","unstructured":"Intel and Micron . 2015. Intel and Micron Produce Breakthrough Memory Technology. (Jul . 2015 ). https:\/\/newsroom.intel.com\/news-releases\/intel-and-micron-produce-breakthrough-memory-technology Intel and Micron. 2015. Intel and Micron Produce Breakthrough Memory Technology. (Jul. 2015). https:\/\/newsroom.intel.com\/news-releases\/intel-and-micron-produce-breakthrough-memory-technology"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872410"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830805"},{"key":"e_1_3_2_1_19_1","volume-title":"2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). 361--372","author":"Joshi A.","unstructured":"A. Joshi , V. Nagarajan , S. Viglas , and M. Cintra . 2017. ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging . In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). 361--372 . A. Joshi, V. Nagarajan, S. Viglas, and M. Cintra. 2017. ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). 361--372."},{"key":"e_1_3_2_1_20_1","volume-title":"2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. 480--617","author":"Kawahara T.","unstructured":"T. Kawahara , R. Takemura , K. Miura , J. Hayakawa , S. Ikeda , Y. Lee , R. Sasaki , Y. Goto , K. Ito , T. Meguro , F. Matsukura , H. Takahashi , H. Matsuoka , and H. Ohno . 2007. 2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read . In 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. 480--617 . T. Kawahara, R. Takemura, K. Miura, J. Hayakawa, S. Ikeda, Y. Lee, R. Sasaki, Y. Goto, K. Ito, T. Meguro, F. Matsukura, H. Takahashi, H. Matsuoka, and H. Ohno. 2007. 2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read. In 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. 480--617."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872392"},{"key":"e_1_3_2_1_22_1","volume-title":"2013 IEEE International Symposium on Performance Analysis of Systems and Software (IS-PASS). 256--267","author":"K\u00c3ijlt\u00c3ijrsay E.","unstructured":"E. K\u00c3ijlt\u00c3ijrsay , M. Kandemir , A. Sivasubramaniam , and O. Mutlu . 2013. Evaluating STT-RAM as an energy-efficient main memory alternative . In 2013 IEEE International Symposium on Performance Analysis of Systems and Software (IS-PASS). 256--267 . E. K\u00c3ijlt\u00c3ijrsay, M. Kandemir, A. Sivasubramaniam, and O. Mutlu. 2013. Evaluating STT-RAM as an energy-efficient main memory alternative. In 2013 IEEE International Symposium on Performance Analysis of Systems and Software (IS-PASS). 256--267."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872381"},{"key":"e_1_3_2_1_24_1","volume-title":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1--13","author":"Kolli A.","unstructured":"A. Kolli , J. Rosen , S. Diestelhorst , A. Saidi , S. Pelley , S. Liu , P. M. Chen , and T. F. Wenisch . 2016. Delegated persist ordering . In 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1--13 . A. Kolli, J. Rosen, S. Diestelhorst, A. Saidi, S. Pelley, S. Liu, P. M. Chen, and T. F. Wenisch. 2016. Delegated persist ordering. In 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1--13."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024163"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522320"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037714"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974684"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2524211.2524216"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151018"},{"key":"e_1_3_2_1_33_1","volume-title":"Procrastination Beats Prevention: Timely Sufficient Persistence for Efficient Crash Resilience. In International Conference on Extending Database Technology.","author":"Nawab Faisal","year":"2015","unstructured":"Faisal Nawab , Dhruva Chakrabarti , Terence Kelly , and Charles Morrey . 2015 . Procrastination Beats Prevention: Timely Sufficient Persistence for Efficient Crash Resilience. In International Conference on Extending Database Technology. Faisal Nawab, Dhruva Chakrabarti, Terence Kelly, and Charles Morrey. 2015. Procrastination Beats Prevention: Timely Sufficient Persistence for Efficient Crash Resilience. In International Conference on Extending Database Technology."},{"key":"e_1_3_2_1_34_1","volume-title":"Zero-Overhead NVM Crash Resilience. In Non-Volatile Memories Workshop.","author":"Nawab Faisal","year":"2015","unstructured":"Faisal Nawab , Dhruva Chakrabarti , Terence Kelly , and Charles Morrey . 2015 . Zero-Overhead NVM Crash Resilience. In Non-Volatile Memories Workshop. Faisal Nawab, Dhruva Chakrabarti, Terence Kelly, and Charles Morrey. 2015. Zero-Overhead NVM Crash Resilience. In Non-Volatile Memories Workshop."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.14778\/2824032.2824044"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"e_1_3_2_1_37_1","volume-title":"Memory Persistency. In Proceeding of the 41st Annual International Symposium on Computer Architecuture (ISCA '14)","author":"Pelley Steven","unstructured":"Steven Pelley , Peter M. Chen , and Thomas F. Wenisch . 2014 . Memory Persistency. In Proceeding of the 41st Annual International Symposium on Computer Architecuture (ISCA '14) . IEEE Press, Piscataway, NJ, USA, 265--276. http:\/\/dl.acm.org\/citation.cfm?id=2665671.2665712 Steven Pelley, Peter M. Chen, and Thomas F. Wenisch. 2014. Memory Persistency. In Proceeding of the 41st Annual International Symposium on Computer Architecuture (ISCA '14). IEEE Press, Piscataway, NJ, USA, 265--276. http:\/\/dl.acm.org\/citation.cfm?id=2665671.2665712"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.14778\/2732228.2732231"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600713"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830802"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080240"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"e_1_3_2_1_44_1","volume-title":"2015 IEEE International Conference on Networking, Architecture and Storage (NAS). 186--194","author":"Wang C.","unstructured":"C. Wang , Q. Wei , J. Yang , C. Chen , and M. Xue . 2015. How to be consistent with persistent memory? An evaluation approach . In 2015 IEEE International Conference on Networking, Architecture and Storage (NAS). 186--194 . C. Wang, Q. Wei, J. Yang, C. Chen, and M. Xue. 2015. How to be consistent with persistent memory? An evaluation approach. In 2015 IEEE International Conference on Networking, Architecture and Storage (NAS). 186--194."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.14778\/2732951.2732960"},{"key":"e_1_3_2_1_46_1","volume-title":"Proceedings of the 13th USENIX Conference on File and Storage Technologies (FAST'15)","author":"Yang Jun","year":"2015","unstructured":"Jun Yang , Qingsong Wei , Cheng Chen , Chundong Wang , Khai Leong Yong , and Bingsheng He . 2015 . NV-Tree: Reducing Consistency Cost for NVM-based Single Level Systems . In Proceedings of the 13th USENIX Conference on File and Storage Technologies (FAST'15) . USENIX Association, Berkeley, CA, USA, 167--181. http:\/\/dl.acm.org\/citation.cfm?id=2750482.2750495 Jun Yang, Qingsong Wei, Cheng Chen, Chundong Wang, Khai Leong Yong, and Bingsheng He. 2015. NV-Tree: Reducing Consistency Cost for NVM-based Single Level Systems. In Proceedings of the 13th USENIX Conference on File and Storage Technologies (FAST'15). USENIX Association, Berkeley, CA, USA, 167--181. http:\/\/dl.acm.org\/citation.cfm?id=2750482.2750495"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463587"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540744"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Cambridge Massachusetts","acronym":"MICRO-50","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3124539","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3124539","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3124539","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:31Z","timestamp":1750217431000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3124539"}},"subtitle":["a flexible and fast software supported hardware logging approach for NVM"],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":49,"alternative-id":["10.1145\/3123939.3124539","10.1145\/3123939"],"URL":"https:\/\/doi.org\/10.1145\/3123939.3124539","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}