{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:50:35Z","timestamp":1783036235675,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":118,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"SRC"},{"name":"Intel Science and Technology Center for Cloud Computing"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3123939.3124544","type":"proceedings-article","created":{"date-parts":[[2017,11,20]],"date-time":"2017-11-20T14:31:12Z","timestamp":1511188272000},"page":"273-287","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":351,"title":["Ambit"],"prefix":"10.1145","author":[{"given":"Vivek","family":"Seshadri","sequence":"first","affiliation":[{"name":"Microsoft Research India and Carnegie Mellon University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Donghyuk","family":"Lee","sequence":"additional","affiliation":[{"name":"NVIDIA Research and Carnegie Mellon University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Thomas","family":"Mullins","sequence":"additional","affiliation":[{"name":"Intel and Carnegie Mellon University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hasan","family":"Hassan","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Amirali","family":"Boroumand","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jeremie","family":"Kim","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich and Carnegie Mellon University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael A.","family":"Kozuch","sequence":"additional","affiliation":[{"name":"Intel"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich and Carnegie Mellon University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Phillip B.","family":"Gibbons","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Todd C.","family":"Mowry","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Belly Card Engineering. https:\/\/tech.bellycard.com\/.  Belly Card Engineering. https:\/\/tech.bellycard.com\/."},{"key":"e_1_3_2_1_2_1","unstructured":"bitmapist. https:\/\/github.com\/Doist\/bitmapist.  bitmapist. https:\/\/github.com\/Doist\/bitmapist."},{"key":"e_1_3_2_1_3_1","unstructured":"FastBit: An Efficient Compressed Bitmap Index Technology. https:\/\/sdm.lbl.gov\/fastbit\/.  FastBit: An Efficient Compressed Bitmap Index Technology. https:\/\/sdm.lbl.gov\/fastbit\/."},{"key":"e_1_3_2_1_4_1","unstructured":"GeForce GTX 745. http:\/\/www.geforce.com\/hardware\/desktop-gpus\/geforce-gtx-745-oem\/specifications.  GeForce GTX 745. http:\/\/www.geforce.com\/hardware\/desktop-gpus\/geforce-gtx-745-oem\/specifications."},{"key":"e_1_3_2_1_5_1","unstructured":"High Bandwidth Memory DRAM. http:\/\/www.jedec.org\/standards-documents\/docs\/jesd235.  High Bandwidth Memory DRAM. http:\/\/www.jedec.org\/standards-documents\/docs\/jesd235."},{"key":"e_1_3_2_1_6_1","unstructured":"Hybrid Memory Cube Specification 2.0. http:\/\/www.hybridmemorycube.org\/files\/SiteDownloads\/HMC-30G-VSR_HMCC_Specification_Rev2.0_Public.pdf.  Hybrid Memory Cube Specification 2.0. http:\/\/www.hybridmemorycube.org\/files\/SiteDownloads\/HMC-30G-VSR_HMCC_Specification_Rev2.0_Public.pdf."},{"key":"e_1_3_2_1_7_1","unstructured":"6th Generation Intel Core Processor Family Datasheet. http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/core\/desktop-6th-gen-core-family-datasheet-vol-1.html.  6th Generation Intel Core Processor Family Datasheet. http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/core\/desktop-6th-gen-core-family-datasheet-vol-1.html."},{"key":"e_1_3_2_1_8_1","unstructured":"Using Bitmap Indexes in Data Warehouses. https:\/\/docs.oracle.com\/cd\/B28359_01\/server.111\/b28313\/indexes.htm.  Using Bitmap Indexes in Data Warehouses. https:\/\/docs.oracle.com\/cd\/B28359_01\/server.111\/b28313\/indexes.htm."},{"key":"e_1_3_2_1_9_1","unstructured":"Predictive Technology Model. http:\/\/ptm.asu.edu\/.  Predictive Technology Model. http:\/\/ptm.asu.edu\/."},{"key":"e_1_3_2_1_10_1","unstructured":"Redis - bitmaps. http:\/\/redis.io\/topics\/data-types-intro.  Redis - bitmaps. http:\/\/redis.io\/topics\/data-types-intro."},{"key":"e_1_3_2_1_11_1","unstructured":"rlite. https:\/\/github.com\/seppo0010\/rlite.  rlite. https:\/\/github.com\/seppo0010\/rlite."},{"key":"e_1_3_2_1_12_1","unstructured":"Spool. http:\/\/www.getspool.com\/.  Spool. http:\/\/www.getspool.com\/."},{"key":"e_1_3_2_1_13_1","unstructured":"std::set std::bitset. http:\/\/en.cppreference.com\/w\/cpp\/.  std::set std::bitset. http:\/\/en.cppreference.com\/w\/cpp\/."},{"key":"e_1_3_2_1_14_1","volume-title":"https:\/\/www.rambus.com\/energy\/","author":"Power Model DRAM","year":"2010","unstructured":"DRAM Power Model . https:\/\/www.rambus.com\/energy\/ , 2010 . DRAM Power Model. https:\/\/www.rambus.com\/energy\/, 2010."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_3_2_1_18_1","first-page":"8908465","author":"Akerib A.","year":"2014","unstructured":"A. Akerib , O. Agam , E. Ehrman , and M. Meyassed . Using Storage Cells to Perform Computation. US Patent 8908465 , 2014 . A. Akerib, O. Agam, E. Ehrman, and M. Meyassed. Using Storage Cells to Perform Computation. US Patent 8908465, 2014.","journal-title":"Using Storage Cells to Perform Computation. US Patent"},{"key":"e_1_3_2_1_19_1","first-page":"9653166","year":"2015","unstructured":"A. Akerib and E. Ehrman. In-memory Computational Device. US Patent 9653166 , 2015 . A. Akerib and E. Ehrman. In-memory Computational Device. US Patent 9653166, 2015.","journal-title":"A. Akerib and E. Ehrman. In-memory Computational Device. US Patent"},{"key":"e_1_3_2_1_20_1","volume-title":"Bioinformatics","author":"Alser M.","year":"2017","unstructured":"M. Alser , H. Hassan , H. Xin , O. Ergin , O. Mutlu , and C. Alkan . GateKeeper: A New Hardware Architecture for Accelerating Pre-Alignment in DNA Short Read Mapping . Bioinformatics , 2017 . M. Alser, H. Hassan, H. Xin, O. Ergin, O. Mutlu, and C. Alkan. GateKeeper: A New Hardware Architecture for Accelerating Pre-Alignment in DNA Short Read Mapping. Bioinformatics, 2017."},{"key":"e_1_3_2_1_21_1","volume-title":"General Integer-Scoring Sequence Alignment Algorithm. In CPM","author":"Benson G.","year":"2013","unstructured":"G. Benson , Y. Hernandez , and J. Loving . A Bit-Parallel , General Integer-Scoring Sequence Alignment Algorithm. In CPM , 2013 . G. Benson, Y. Hernandez, and J. Loving. A Bit-Parallel, General Integer-Scoring Sequence Alignment Algorithm. In CPM, 2013."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2577557"},{"key":"e_1_3_2_1_25_1","volume-title":"LazyPIM: Efficient Support for Cache Coherence in Processing-in-Memory Architectures. arXiv preprint arXiv:1706.03162","author":"Boroumand A.","year":"2017","unstructured":"A. Boroumand , S. Ghose , M. Patel , H. Hassan , B. Lucia , N. Hajinazar , K. Hsieh , K. T. Malladi , H. Zheng , and O. Mutlu . LazyPIM: Efficient Support for Cache Coherence in Processing-in-Memory Architectures. arXiv preprint arXiv:1706.03162 , 2017 . A. Boroumand, S. Ghose, M. Patel, H. Hassan, B. Lucia, N. Hajinazar, K. Hsieh, K. T. Malladi, H. Zheng, and O. Mutlu. LazyPIM: Efficient Support for Cache Coherence in Processing-in-Memory Architectures. arXiv preprint arXiv:1706.03162, 2017."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/276304.276336"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078590"},{"key":"e_1_3_2_1_31_1","volume-title":"Linux Device Drivers, page 445","author":"Corbet J.","year":"2005","unstructured":"J. Corbet , A. Rubini , and G. Kroah-Hartman . Linux Device Drivers, page 445 . O'Reilly Media , 2005 . J. Corbet, A. Rubini, and G. Kroah-Hartman. Linux Device Drivers, page 445. O'Reilly Media, 2005."},{"key":"e_1_3_2_1_32_1","unstructured":"D. Denir I. AbdelRahman L. He and Y. Gao. Audience Insights Query Engine. https:\/\/www.facebook.com\/business\/news\/audience-insights.  D. Denir I. AbdelRahman L. He and Y. Gao. Audience Insights Query Engine. https:\/\/www.facebook.com\/business\/news\/audience-insights."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.8"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.748803"},{"key":"e_1_3_2_1_36_1","first-page":"8503678","author":"Falconer C. F.","year":"2009","unstructured":"C. F. Falconer , C. P. Mozak , and A. J. Normal . Suppressing Power Supply Noise Using Data Scrambling in Double Data Rate Memory Systems. US Patent 8503678 , 2009 . C. F. Falconer, C. P. Mozak, and A. J. Normal. Suppressing Power Supply Noise Using Data Scrambling in Double Data Rate Memory Systems. US Patent 8503678, 2009.","journal-title":"US Patent"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/781498.781505"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.375174"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3077136.3080789"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1978.3"},{"key":"e_1_3_2_1_42_1","volume-title":"WoNDP","author":"Guo Q.","year":"2013","unstructured":"Q. Guo , N. Alachiotis , B. Akin , F. Sadi , G. Xu , T. M. Low , L. Pileggi , J. C. Hoe , and F. Franchetti . 3D-stacked Memory-side Acceleration: Accelerator and System Design . In WoNDP , 2013 . Q. Guo, N. Alachiotis, B. Akin, F. Sadi, G. Xu, T. M. Low, L. Pileggi, J. C. Hoe, and F. Franchetti. 3D-stacked Memory-side Acceleration: Accelerator and System Design. In WoNDP, 2013."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1117\/1.602060"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446096"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.62"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.27"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753257"},{"key":"e_1_3_2_1_49_1","unstructured":"Intel. Intel Instruction Set Architecture Extensions. https:\/\/software.intel.com\/en-us\/intel-isa-extensions.  Intel. Intel Instruction Set Architecture Extensions. https:\/\/software.intel.com\/en-us\/intel-isa-extensions."},{"key":"e_1_3_2_1_50_1","volume-title":"VLSI Memory Chip Design","author":"Itoh K.","year":"2013","unstructured":"K. Itoh . VLSI Memory Chip Design , volume 5 . Springer Science & Business Media , 2013 . K. Itoh. VLSI Memory Chip Design, volume 5. Springer Science & Business Media, 2013."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"e_1_3_2_1_52_1","unstructured":"JEDEC. DDR3 SDRAM Standard JESD79-3D. http:\/\/www.jedec.org\/sites\/default\/files\/docs\/JESD79-3D.pdf 2009.  JEDEC. DDR3 SDRAM Standard JESD79-3D. http:\/\/www.jedec.org\/sites\/default\/files\/docs\/JESD79-3D.pdf 2009."},{"key":"e_1_3_2_1_53_1","first-page":"7701751","year":"2009","unstructured":"H. Kang and S. Hong. One-Transistor Type DRAM. US Patent 7701751 , 2009 . H. Kang and S. Hong. One-Transistor Type DRAM. US Patent 7701751, 2009.","journal-title":"H. Kang and S. Hong. One-Transistor Type DRAM. US Patent"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6855225"},{"key":"e_1_3_2_1_55_1","volume-title":"The Memory Forum","author":"Kang U.","year":"2014","unstructured":"U. Kang , H.-s. Yu , C. Park , H. Zheng , J. Halbert , K. Bains , S. Jang , and J. S. Choi . Co-architecting Controllers and DRAM to Enhance DRAM Process Scaling . In The Memory Forum , 2014 . U. Kang, H.-s. Yu, C. Park, H. Zheng, J. Halbert, K. Bains, S. Jang, and J. S. Choi. Co-architecting Controllers and DRAM to Enhance DRAM Process Scaling. In The Memory Forum, 2014."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808425"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"crossref","DOI":"10.1109\/9780470544426","volume-title":"DRAM Circuit Design: Fundamental and High-Speed Topics","author":"Keeth B.","year":"2007","unstructured":"B. Keeth , R. J. Baker , B. Johnson , and F. Lin . DRAM Circuit Design: Fundamental and High-Speed Topics . Wiley-IEEE Press , 2007 . B. Keeth, R. J. Baker, B. Johnson, and F. Lin. DRAM Circuit Design: Fundamental and High-Speed Topics. Wiley-IEEE Press, 2007."},{"key":"e_1_3_2_1_58_1","volume-title":"GRIM-filter: Fast Seed Filtering in Read Mapping Using Emerging Memory Technologies. arXiv preprint arXiv:1708.04329","author":"Kim J. S.","year":"2017","unstructured":"J. S. Kim , D. Senol , H. Xin , D. Lee , S. Ghose , M. Alser , H. Hassan , O. Ergin , C. Alkan , and O. Mutlu . GRIM-filter: Fast Seed Filtering in Read Mapping Using Emerging Memory Technologies. arXiv preprint arXiv:1708.04329 , 2017 . J. S. Kim, D. Senol, H. Xin, D. Lee, S. Ghose, M. Alser, H. Hassan, O. Ergin, C. Alkan, and O. Mutlu. GRIM-filter: Fast Seed Filtering in Read Mapping Using Emerging Memory Technologies. arXiv preprint arXiv:1708.04329, 2017."},{"key":"e_1_3_2_1_59_1","volume-title":"ISCA","author":"Kim Y.","year":"2012","unstructured":"Y. Kim , V. Seshadri , D. Lee , J. Liu , and O. Mutlu . A Case for Exploiting Subarray-level Parallelism (SALP) in DRAM . In ISCA , 2012 . Y. Kim, V. Seshadri, D. Lee, J. Liu, and O. Mutlu. A Case for Exploiting Subarray-level Parallelism (SALP) in DRAM. In ISCA, 2012."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_2_1_61_1","volume-title":"Fascicle 1: Bitwise Tricks & Techniques","author":"Knuth D. E.","year":"2009","unstructured":"D. E. Knuth . The Art of Computer Programming . Fascicle 1: Bitwise Tricks & Techniques ; Binary Decision Diagrams , 2009 . D. E. Knuth. The Art of Computer Programming. Fascicle 1: Bitwise Tricks & Techniques; Binary Decision Diagrams, 2009."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.108"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081389"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"e_1_3_2_1_69_1","volume-title":"Methods","author":"Lee D.","year":"2015","unstructured":"D. Lee , F. Hormozdiari , H. Xin , F. Hach , O. Mutlu , and C. Alkan . Fast and Accurate Mapping of Complete Genomics Reads . Methods , 2015 . D. Lee, F. Hormozdiari, H. Xin, F. Hach, O. Mutlu, and C. Alkan. Fast and Accurate Mapping of Complete Genomics Reads. Methods, 2015."},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/2832911"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078533"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.06.006"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1093\/bioinformatics\/btp698"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463676.2465322"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.14778\/2732951.2732965"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"},{"key":"e_1_3_2_1_78_1","volume-title":"ISCA","author":"Liu J.","year":"2012","unstructured":"J. Liu , B. Jaiyen , R. Veras , and O. Mutlu . RAIDR: Retention-Aware Intelligent DRAM Refresh . In ISCA , 2012 . J. Liu, B. Jaiyen, R. Veras, and O. Mutlu. RAIDR: Retention-Aware Intelligent DRAM Refresh. In ISCA, 2012."},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/3087556.3087582"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830827"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.62.0200"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSPC.2007.4728256"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/316542.316550"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1109\/IDEAS.2007.19"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279387"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080242"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967940"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.526924"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1089\/cmb.2006.13.296"},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1992.307481"},{"key":"e_1_3_2_1_93_1","volume-title":"FSC","author":"Rivest R. L.","year":"1978","unstructured":"R. L. Rivest , L. Adleman , and M. L. Dertouzos . On Data Banks and Privacy Homomorphisms . FSC , 1978 . R. L. Rivest, L. Adleman, and M. L. Dertouzos. On Data Banks and Privacy Homomorphisms. FSC, 1978."},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pcbi.1000386"},{"key":"e_1_3_2_1_96_1","volume-title":"ADCOM","author":"Seshadri V.","year":"2017","unstructured":"V. Seshadri and O. Mutlu . Simple Operations in Memory to Reduce Data Movement , ADCOM , Chapter 5. Elsevier , 2017 . V. Seshadri and O. Mutlu. Simple Operations in Memory to Reduce Data Movement, ADCOM, Chapter 5. Elsevier, 2017."},{"key":"e_1_3_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_1_98_1","volume-title":"ISCA","author":"Seshadri V.","year":"2014","unstructured":"V. Seshadri , A. Bhowmick , O. Mutlu , P. B. Gibbons , M. A. Kozuch , and T. C. Mowry . The Dirty-block Index . In ISCA , 2014 . V. Seshadri, A. Bhowmick, O. Mutlu, P. B. Gibbons, M. A. Kozuch, and T. C. Mowry. The Dirty-block Index. In ISCA, 2014."},{"key":"e_1_3_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"e_1_3_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830820"},{"key":"e_1_3_2_1_101_1","volume-title":"Buddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM. arXiv preprint arXiv:1611.09988","author":"Seshadri V.","year":"2016","unstructured":"V. Seshadri , D. Lee , T. Mullins , H. Hassan , A. Boroumand , J. Kim , M. A. Kozuch , O. Mutlu , P. B. Gibbons , and T. C. Mowry . Buddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM. arXiv preprint arXiv:1611.09988 , 2016 . V. Seshadri, D. Lee, T. Mullins, H. Hassan, A. Boroumand, J. Kim, M. A. Kozuch, O. Mutlu, P. B. Gibbons, and T. C. Mowry. Buddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM. arXiv preprint arXiv:1611.09988, 2016."},{"key":"e_1_3_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"e_1_3_2_1_103_1","unstructured":"D. E. Shaw S. Stolfo H. Ibrahim B. K. Hillyer J. Andrews and G. Wiederhold. The NON-VON Database Machine: An Overview. http:\/\/hdl.handle.net\/10022\/AC:P:11530 1981.  D. E. Shaw S. Stolfo H. Ibrahim B. K. Hillyer J. Andrews and G. Wiederhold. The NON-VON Database Machine: An Overview. http:\/\/hdl.handle.net\/10022\/AC:P:11530 1981."},{"key":"e_1_3_2_1_104_1","doi-asserted-by":"crossref","unstructured":"R. Sikorski. Boolean Algebras volume 2. Springer 1969.  R. Sikorski. Boolean Algebras volume 2. Springer 1969.","DOI":"10.1007\/978-3-642-85820-8"},{"key":"e_1_3_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008902"},{"key":"e_1_3_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080207"},{"key":"e_1_3_2_1_107_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10623-004-3816-4"},{"key":"e_1_3_2_1_108_1","volume-title":"Addison-Wesley Professional","author":"Warren H. S.","year":"2012","unstructured":"H. S. Warren . Hacker's Delight . Addison-Wesley Professional , 2 nd edition, 2012 . ISBN 0321842685, 9780321842688. H. S. Warren. Hacker's Delight. Addison-Wesley Professional, 2nd edition, 2012. ISBN 0321842685, 9780321842688.","edition":"2"},{"key":"e_1_3_2_1_109_1","volume-title":"RazerS - fast Read Mapping with Sensitivity Control. Genome research","author":"Weese D.","year":"2009","unstructured":"D. Weese , A.-K. Emde , T. Rausch , A. D\u00f6ring , and K. Reinert . RazerS - fast Read Mapping with Sensitivity Control. Genome research , 2009 . D. Weese, A.-K. Emde, T. Rausch, A. D\u00f6ring, and K. Reinert. RazerS - fast Read Mapping with Sensitivity Control. Genome research, 2009."},{"key":"e_1_3_2_1_110_1","volume-title":"ADMS","author":"Willhalm T.","year":"2013","unstructured":"T. Willhalm , I. Oukid , I. Muller , and F. Faerber . Vectorizing Database Column Scans with Complex Predicates . In ADMS , 2013 . T. Willhalm, I. Oukid, I. Muller, and F. Faerber. Vectorizing Database Column Scans with Complex Predicates. In ADMS, 2013."},{"key":"e_1_3_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.1109\/SSDM.2002.1029710"},{"key":"e_1_3_2_1_112_1","doi-asserted-by":"publisher","DOI":"10.1186\/1471-2164-14-S1-S13"},{"key":"e_1_3_2_1_113_1","volume-title":"Bioinformatics","author":"Xin H.","year":"2015","unstructured":"H. Xin , J. Greth , J. Emmons , G. Pekhimenko , C. Kingsford , C. Alkan , and O. Mutlu . Shifted Hamming Distance: A Fast and Accurate SIMD-friendly Filter to Accelerate Alignment Verification in Read Mapping . Bioinformatics , 2015 . H. Xin, J. Greth, J. Emmons, G. Pekhimenko, C. Kingsford, C. Alkan, and O. Mutlu. Shifted Hamming Distance: A Fast and Accurate SIMD-friendly Filter to Accelerate Alignment Verification in Read Mapping. Bioinformatics, 2015."},{"key":"e_1_3_2_1_114_1","volume-title":"IEDM","author":"Yaney D. S.","year":"1987","unstructured":"D. S. Yaney , C. Y. Lu , R. A. Kohler , M. J. Kelly , and J. T. Nelson . A Meta-stable Leakage Phenomenon in DRAM Charge Storage - Variable Hold Time . In IEDM , 1987 . D. S. Yaney, C. Y. Lu, R. A. Kohler, M. J. Kelly, and J. T. Nelson. A Meta-stable Leakage Phenomenon in DRAM Charge Storage - Variable Hold Time. In IEDM, 1987."},{"key":"e_1_3_2_1_115_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"e_1_3_2_1_116_1","volume-title":"ISCA","author":"Zhang T.","year":"2014","unstructured":"T. Zhang , K. Chen , C. Xu , G. Sun , T. Wang , and Y. Xie . Half-DRAM: A High-bandwidth and Low-power DRAM Architecture from the Rethinking of Fine-grained Activation . In ISCA , 2014 . T. Zhang, K. Chen, C. Xu, G. Sun, T. Wang, and Y. Xie. Half-DRAM: A High-bandwidth and Low-power DRAM Architecture from the Rethinking of Fine-grained Activation. In ISCA, 2014."},{"key":"e_1_3_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"e_1_3_2_1_118_1","first-page":"5630096","author":"Zuravleff W. K.","year":"1997","unstructured":"W. K. Zuravleff and T. Robinson . Controller for a Synchronous DRAM that Maximizes Throughput by Allowing Memory Requests and Commands to be Issued Out of Order. US Patent 5630096 , 1997 . W. K. Zuravleff and T. Robinson. Controller for a Synchronous DRAM that Maximizes Throughput by Allowing Memory Requests and Commands to be Issued Out of Order. US Patent 5630096, 1997.","journal-title":"US Patent"}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Cambridge Massachusetts","acronym":"MICRO-50","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3124544","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3124544","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3124544","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:31Z","timestamp":1750217431000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3124544"}},"subtitle":["in-memory accelerator for bulk bitwise operations using commodity DRAM technology"],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":118,"alternative-id":["10.1145\/3123939.3124544","10.1145\/3123939"],"URL":"https:\/\/doi.org\/10.1145\/3123939.3124544","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}