{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T16:51:10Z","timestamp":1783183870943,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3123939.3124545","type":"proceedings-article","created":{"date-parts":[[2017,10,4]],"date-time":"2017-10-04T18:06:06Z","timestamp":1507140366000},"page":"41-54","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":169,"title":["Fine-grained DRAM"],"prefix":"10.1145","author":[{"given":"Mike","family":"O'Connor","sequence":"first","affiliation":[{"name":"NVIDIA and The University of Texas at Austin"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Niladrish","family":"Chatterjee","sequence":"additional","affiliation":[{"name":"NVIDIA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Donghyuk","family":"Lee","sequence":"additional","affiliation":[{"name":"NVIDIA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"John","family":"Wilson","sequence":"additional","affiliation":[{"name":"NVIDIA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aditya","family":"Agrawal","sequence":"additional","affiliation":[{"name":"NVIDIA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stephen W.","family":"Keckler","sequence":"additional","affiliation":[{"name":"NVIDIA and The University of Texas at Austin"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"William J.","family":"Dally","sequence":"additional","affiliation":[{"name":"NVIDIA and Stanford University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"M. F. Adams J. Brown J. Shalf B. V. Straalen E. Strohmaier and S. Williams. 2014. HPGMG 1.0: A Benchmark for Ranking High Performance Computing Systems. Technical Report. Lawrence Berkley National Laboratory. LBNL-6630E.  M. F. Adams J. Brown J. Shalf B. V. Straalen E. Strohmaier and S. Williams. 2014. HPGMG 1.0: A Benchmark for Ranking High Performance Computing Systems. Technical Report. Lawrence Berkley National Laboratory. LBNL-6630E.","DOI":"10.2172\/1131029"},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings of High Performance Graphics.","author":"Aila T.","unstructured":"T. Aila and T. Karras . 2010. Architecture Considerations for Tracing Incoherent Rays . In Proceedings of High Performance Graphics. T. Aila and T. Karras. 2010. Architecture Considerations for Tracing Incoherent Rays. In Proceedings of High Performance Graphics."},{"key":"e_1_3_2_1_3_1","volume-title":"Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS). 169--170","author":"Andersch M.","unstructured":"M. Andersch , J. Lucas , M. Alvarez-Mesa , and B. Juurlink . 2015. On Latency in GPU Throughput Microarchitectures . In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS). 169--170 . M. Andersch, J. Lucas, M. Alvarez-Mesa, and B. Juurlink. 2015. On Latency in GPU Throughput Microarchitectures. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS). 169--170."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2012.6402918"},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA).","author":"Cha S.","unstructured":"S. Cha , S. O, H. Shin , S. Hwang , K. Park , S. J. Jang , J. S. Choi , G. Y. Jin , Y. H. Son , H. Cho , J. H. Ahn , and N. S. Kim . 2017. Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices . In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA). S. Cha, S. O, H. Shin, S. Hwang, K. Park, S. J. Jang, J. S. Choi, G. Y. Jin, Y. H. Son, H. Cho, J. H. Ahn, and N. S. Kim. 2017. Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA).","author":"Chatterjee N.","unstructured":"N. Chatterjee , M. O'Connor , D. Lee , D. R. Johnson , S. W. Keckler , M. Rhu , and W. J. Dally . 2017. Architecting an Energy-Efficient DRAM System For GPUs . In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA). N. Chatterjee, M. O'Connor, D. Lee, D. R. Johnson, S. W. Keckler, M. Rhu, and W. J. Dally. 2017. Architecting an Energy-Efficient DRAM System For GPUs. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.16"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.43"},{"key":"e_1_3_2_1_10_1","unstructured":"Coral 2014. CORAL Benchmarks. https:\/\/asc.llnl.gov\/CORAL-benchmarks\/. (2014).  Coral 2014. CORAL Benchmarks. https:\/\/asc.llnl.gov\/CORAL-benchmarks\/. (2014)."},{"key":"e_1_3_2_1_11_1","unstructured":"J. Dongarra and P. Luszczek. 2005. Introduction to the HPCChallenege Benchmark Suite. ICL Technical Report ICL-UT-05--01. (2005).  J. Dongarra and P. Luszczek. 2005. Introduction to the HPCChallenege Benchmark Suite. ICL Technical Report ICL-UT-05--01. (2005)."},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings of the International Symposium on Microarchitecture (MICRO).","author":"Ha H.","unstructured":"H. Ha , A. Pedram , S. Richardson , S. Kvatinsky , and M. Horowitz . 2016. Improving Energy Efficiency of DRAM by Exploiting Half Page Row Access . In Proceedings of the International Symposium on Microarchitecture (MICRO). H. Ha, A. Pedram, S. Richardson, S. Kvatinsky, and M. Horowitz. 2016. Improving Energy Efficiency of DRAM by Exploiting Half Page Row Access. In Proceedings of the International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of the International Midwest Symposium on Circuits and Systems (MWSCAS).","author":"Harvard Q.","unstructured":"Q. Harvard and R. J. Baker . 2011. A Scalable I\/O Architecture for Wide I\/O DRAM . In Proceedings of the International Midwest Symposium on Circuits and Systems (MWSCAS). Q. Harvard and R. J. Baker. 2011. A Scalable I\/O Architecture for Wide I\/O DRAM. In Proceedings of the International Midwest Symposium on Circuits and Systems (MWSCAS)."},{"key":"e_1_3_2_1_14_1","volume-title":"Sandia Report SAND 2008--5574","author":"Heroux M. A","year":"2009","unstructured":"M. A Heroux , D. W. Doerfler , Paul S. Crozier , J. M. Wilenbring , H. C. Edwards , A. Williams , M. Rajan , E. R. Keiter , H. K. Thornquist , and R. W. Numrich . 2009. Improving Performance via Mini-applications . Sandia Report SAND 2008--5574 . ( 2009 ). M. A Heroux, D. W. Doerfler, Paul S. Crozier, J. M. Wilenbring, H. C. Edwards, A. Williams, M. Rajan, E. R. Keiter, H. K. Thornquist, and R. W. Numrich. 2009. Improving Performance via Mini-applications. Sandia Report SAND 2008--5574. (2009)."},{"key":"e_1_3_2_1_15_1","unstructured":"Intel. 2016. An Intro to MCDRAM (High Bandwidth Memory) on Knights Landing. (2016). https:\/\/software.intel.com\/en-us\/blogs\/2016\/01\/20\/an-intro-to-mcdram-high-bandwidth-memory-on-knights-landing.  Intel. 2016. An Intro to MCDRAM (High Bandwidth Memory) on Knights Landing. (2016). https:\/\/software.intel.com\/en-us\/blogs\/2016\/01\/20\/an-intro-to-mcdram-high-bandwidth-memory-on-knights-landing."},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of the SEMI Advanced Semiconductor Manufacturing Conference. 264--269","author":"James D.","year":"2010","unstructured":"D. James . 2010 . Recent Advances in DRAM Manufacturing . In Proceedings of the SEMI Advanced Semiconductor Manufacturing Conference. 264--269 . D. James. 2010. Recent Advances in DRAM Manufacturing. In Proceedings of the SEMI Advanced Semiconductor Manufacturing Conference. 264--269."},{"key":"e_1_3_2_1_17_1","volume-title":"Hybrid Memory Cube - New DRAM Architecture Increases Density and Performance. In Symposium on VLSI Technology.","author":"Jeddeloh J.","unstructured":"J. Jeddeloh and B. Keeth . 2012 . Hybrid Memory Cube - New DRAM Architecture Increases Density and Performance. In Symposium on VLSI Technology. J. Jeddeloh and B. Keeth. 2012. Hybrid Memory Cube - New DRAM Architecture Increases Density and Performance. In Symposium on VLSI Technology."},{"key":"e_1_3_2_1_18_1","volume-title":"JEDEC Standard JESD212: GDDR5 SGRAM","author":"JEDEC.","unstructured":"JEDEC. 2009. JEDEC Standard JESD212: GDDR5 SGRAM . JEDEC Solid State Technology Association , Virginia, USA. JEDEC. 2009. JEDEC Standard JESD212: GDDR5 SGRAM. JEDEC Solid State Technology Association, Virginia, USA."},{"key":"e_1_3_2_1_19_1","volume-title":"JESD79--4: JEDEC Standard DDR4 SDRAM","author":"JEDEC.","unstructured":"JEDEC. 2012. JESD79--4: JEDEC Standard DDR4 SDRAM . JEDEC Solid State Technology Association , Virginia, USA. JEDEC. 2012. JESD79--4: JEDEC Standard DDR4 SDRAM. JEDEC Solid State Technology Association, Virginia, USA."},{"key":"e_1_3_2_1_20_1","volume-title":"JEDEC Standard JESD235: High Bandwidth Memory","author":"JEDEC.","unstructured":"JEDEC. 2013. JEDEC Standard JESD235: High Bandwidth Memory ( HBM) DRAM. JEDEC Solid State Technology Association , Virginia, USA. JEDEC. 2013. JEDEC Standard JESD235: High Bandwidth Memory (HBM) DRAM. JEDEC Solid State Technology Association, Virginia, USA."},{"key":"e_1_3_2_1_21_1","volume-title":"GDDR3 Specific SGRAM Functions in JEDEC Standard JESD21-C: JEDEC Configurations for Solid State Memories","author":"JEDEC.","unstructured":"JEDEC. 2014. GDDR3 Specific SGRAM Functions in JEDEC Standard JESD21-C: JEDEC Configurations for Solid State Memories . JEDEC Solid State Technology Association , Virginia, USA. JEDEC. 2014. GDDR3 Specific SGRAM Functions in JEDEC Standard JESD21-C: JEDEC Configurations for Solid State Memories. JEDEC Solid State Technology Association, Virginia, USA."},{"key":"e_1_3_2_1_22_1","volume-title":"JESD209--4: Low Power Double Data Rate 4 (LPDDR4)","author":"JEDEC.","unstructured":"JEDEC. 2014. JESD209--4: Low Power Double Data Rate 4 (LPDDR4) . JEDEC Solid State Technology Association, Virginia , USA. JEDEC. 2014. JESD209--4: Low Power Double Data Rate 4 (LPDDR4). JEDEC Solid State Technology Association, Virginia, USA."},{"key":"e_1_3_2_1_23_1","volume-title":"JEDEC Standard JESD235A: High Bandwidth Memory","author":"JEDEC.","unstructured":"JEDEC. 2015. JEDEC Standard JESD235A: High Bandwidth Memory ( HBM) DRAM. JEDEC Solid State Technology Association , Virginia, USA. JEDEC. 2015. JEDEC Standard JESD235A: High Bandwidth Memory (HBM) DRAM. JEDEC Solid State Technology Association, Virginia, USA."},{"key":"e_1_3_2_1_24_1","volume-title":"JEDEC Standard JESD232A: Graphics Double Data Rate (GDDR5X) SGRAM Standard","author":"JEDEC.","unstructured":"JEDEC. 2016. JEDEC Standard JESD232A: Graphics Double Data Rate (GDDR5X) SGRAM Standard . JEDEC Solid State Technology Association , Virginia, USA. JEDEC. 2016. JEDEC Standard JESD232A: Graphics Double Data Rate (GDDR5X) SGRAM Standard. JEDEC Solid State Technology Association, Virginia, USA."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"B. Keeth R. J. Baker B. Johnson and F. Lin. 2008. DRAM Circuit Design - Fundamental and High-Speed Topics. IEEE Press.   B. Keeth R. J. Baker B. Johnson and F. Lin. 2008. DRAM Circuit Design - Fundamental and High-Speed Topics. IEEE Press.","DOI":"10.1109\/9780470544426"},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA). 368--379","author":"Kim Y.","unstructured":"Y. Kim , V. Seshadri , D. Lee , J. Liu , and O. Mutlu . 2012. A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM . In Proceedings of the International Symposium on Computer Architecture (ISCA). 368--379 . Y. Kim, V. Seshadri, D. Lee, J. Liu, and O. Mutlu. 2012. A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM. In Proceedings of the International Symposium on Computer Architecture (ISCA). 368--379."},{"key":"e_1_3_2_1_27_1","unstructured":"S. Layton N. Sakharnykh and K. Clark. 2015. GPU Implementation of HPGMG-FV. In HPGMG BoF Supercomputing.  S. Layton N. Sakharnykh and K. Clark. 2015. GPU Implementation of HPGMG-FV. In HPGMG BoF Supercomputing."},{"key":"e_1_3_2_1_28_1","volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA).","author":"Lee Y.","unstructured":"Y. Lee , H. Kim , S. Hong , S. Hong , and S. Kim . 2017. Partial Row Activation for Low-Power DRAM System . In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA). Y. Lee, H. Kim, S. Hong, S. Hong, and S. Kim. 2017. Partial Row Activation for Low-Power DRAM System. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_29_1","volume-title":"Optimizing CoMD: A Molecular Dynamics Proxy Application Study. In GPU Technology Conference (GTC).","author":"Mohd-Yusof J.","unstructured":"J. Mohd-Yusof and N. Sakharnykh . 2014 . Optimizing CoMD: A Molecular Dynamics Proxy Application Study. In GPU Technology Conference (GTC). J. Mohd-Yusof and N. Sakharnykh. 2014. Optimizing CoMD: A Molecular Dynamics Proxy Application Study. In GPU Technology Conference (GTC)."},{"key":"e_1_3_2_1_30_1","unstructured":"NVIDIA. 2016. NVIDIA Tesla P100 Whitepaper. (2016). https:\/\/images.nvidia.com\/content\/pdf\/tesla\/whitepaper\/pascal-architecture-whitepaper.pdf.  NVIDIA. 2016. NVIDIA Tesla P100 Whitepaper. (2016). https:\/\/images.nvidia.com\/content\/pdf\/tesla\/whitepaper\/pascal-architecture-whitepaper.pdf."},{"key":"e_1_3_2_1_31_1","unstructured":"NVIDIA 2017. NVIDIA GeForce GTX 1080: Gaming Perfected. (2017). http:\/\/international.download.nvidia.com\/geforce-com\/international\/pdfs\/GeForce_GTX_1080_Whitepaper_FINAL.pdf.  NVIDIA 2017. NVIDIA GeForce GTX 1080: Gaming Perfected. (2017). http:\/\/international.download.nvidia.com\/geforce-com\/international\/pdfs\/GeForce_GTX_1080_Whitepaper_FINAL.pdf."},{"key":"e_1_3_2_1_32_1","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA). 337--348","author":"Son S. O, Y. H.","unstructured":"S. O, Y. H. Son , N. S. Kim , and J. H. Ahn . 2014. Row-Buffer Decoupling: A Case for Low-Latency DRAM Microarchitecture . In Proceedings of the International Symposium on Computer Architecture (ISCA). 337--348 . S. O, Y. H. Son, N. S. Kim, and J. H. Ahn. 2014. Row-Buffer Decoupling: A Case for Low-Latency DRAM Microarchitecture. In Proceedings of the International Symposium on Computer Architecture (ISCA). 337--348."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","unstructured":"T. Pawlowski. 2011. Hybrid Memory Cube (HMC). In HotChips 23.  T. Pawlowski. 2011. Hybrid Memory Cube (HMC). In HotChips 23.","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279053"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540717"},{"key":"e_1_3_2_1_36_1","volume-title":"Proceedings of the International Electron Devices Meeting (IEDM). 1--4.","author":"Schloesser T.","unstructured":"T. Schloesser , F. Jakubowski , J. v. Kluge , A. Graham , S. Selsazeck , M. Popp , P. Baars , K. Muemmler , P. Moll , K. Wilson , A. Buerke , D. Koehler , J. Radecker , E. Erben , U. Zimmerman , T. vorrath, B. Fischer , G. Aichmayr , R. Agaiby , W. Pamler , and T. Scheuster . 2008. A 6f2 Buried Wordline DRAM Cell for 40nm and Beyond . In Proceedings of the International Electron Devices Meeting (IEDM). 1--4. T. Schloesser, F. Jakubowski, J. v. Kluge, A. Graham, S. Selsazeck, M. Popp, P. Baars, K. Muemmler, P. Moll, K. Wilson, A. Buerke, D. Koehler, J. Radecker, E. Erben, U. Zimmerman, T. vorrath, B. Fischer, G. Aichmayr, R. Agaiby, W. Pamler, and T. Scheuster. 2008. A 6f2 Buried Wordline DRAM Cell for 40nm and Beyond. In Proceedings of the International Electron Devices Meeting (IEDM). 1--4."},{"key":"e_1_3_2_1_37_1","unstructured":"R. Schmitt J.-H. Kim W. Kim D. Oh J. Feng C. Yuan L. Luo and J. Wilson. 2008. Analyzing the Impact of Simultaneous Switching Noise on System Margin in Gigabit Single-Ended Memory Systems. In DesignCon.  R. Schmitt J.-H. Kim W. Kim D. Oh J. Feng C. Yuan L. Luo and J. Wilson. 2008. Analyzing the Impact of Simultaneous Switching Noise on System Margin in Gigabit Single-Ended Memory Systems. In DesignCon."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.91"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"e_1_3_2_1_40_1","volume-title":"Proceedings of the Conference on Computer Vision and Pattern Recognition (CVPR).","author":"Szegedy C.","unstructured":"C. Szegedy , W. Liu , Y. Jia , P. Sermanet , S. Reed , D. Anguelov , D. Erha , V. Vanhoucke , and A. Rabinovich . 2015. Going Deeper With Convolutions . In Proceedings of the Conference on Computer Vision and Pattern Recognition (CVPR). C. Szegedy, W. Liu, Y. Jia, P. Sermanet, S. Reed, D. Anguelov, D. Erha, V. Vanhoucke, and A. Rabinovich. 2015. Going Deeper With Convolutions. In Proceedings of the Conference on Computer Vision and Pattern Recognition (CVPR)."},{"key":"e_1_3_2_1_41_1","volume-title":"Proceedings of MemCon.","author":"Tran K.","unstructured":"K. Tran and J. Ahn . 2014. HBM: Memory Solution for High Performance Processors . In Proceedings of MemCon. K. Tran and J. Ahn. 2014. HBM: Memory Solution for High Performance Processors. In Proceedings of MemCon."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.73"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"e_1_3_2_1_45_1","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA). 349--360","author":"Zhang T.","unstructured":"T. Zhang , K. Chen , C. Xu , G. Sun , T. Wang , and Y. Xie . 2014. Half-DRAM: a High-bandwdith and Low-power DRAM System from the Rethinking of Fine-grained Activation . In Proceedings of the International Symposium on Computer Architecture (ISCA). 349--360 . T. Zhang, K. Chen, C. Xu, G. Sun, T. Wang, and Y. Xie. 2014. Half-DRAM: a High-bandwdith and Low-power DRAM System from the Rethinking of Fine-grained Activation. In Proceedings of the International Symposium on Computer Architecture (ISCA). 349--360."}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Cambridge Massachusetts","acronym":"MICRO-50","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3124545","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3124545","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:31Z","timestamp":1750217431000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3124545"}},"subtitle":["energy-efficient DRAM for extreme bandwidth systems"],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":45,"alternative-id":["10.1145\/3123939.3124545","10.1145\/3123939"],"URL":"https:\/\/doi.org\/10.1145\/3123939.3124545","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}