{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T16:07:05Z","timestamp":1781798825995,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":64,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1649432"],"award-info":[{"award-number":["CCF-1649432"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3123939.3124547","type":"proceedings-article","created":{"date-parts":[[2017,11,20]],"date-time":"2017-11-20T14:31:12Z","timestamp":1511188272000},"page":"546-559","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Xylem"],"prefix":"10.1145","author":[{"given":"Aditya","family":"Agrawal","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Josep","family":"Torrellas","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sachin","family":"Idgunji","sequence":"additional","affiliation":[{"name":"Nvidia Corporation"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"IEEE International Conference on Computer-Aided Design.","author":"Athikulwongse K.","unstructured":"K. Athikulwongse , A. Chakraborty , J. S. Yang , D. Z. Pan , and S. K. Lim . 2010. Stress-Driven 3D-IC Placement with TSV Keep-Out Zone and Regularity Study . In IEEE International Conference on Computer-Aided Design. K. Athikulwongse, A. Chakraborty, J. S. Yang, D. Z. Pan, and S. K. Lim. 2010. Stress-Driven 3D-IC Placement with TSV Keep-Out Zone and Regularity Study. In IEEE International Conference on Computer-Aided Design."},{"key":"e_1_3_2_1_2_1","volume-title":"Proc. IEEE (May","author":"Banerjee K.","year":"2001","unstructured":"K. Banerjee , S. J. Souri , P. Kapur , and K. C. Saraswat . 2001. 3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration . Proc. IEEE (May 2001 ). K. Banerjee, S. J. Souri, P. Kapur, and K. C. Saraswat. 2001. 3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration. Proc. IEEE (May 2001)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024774"},{"key":"e_1_3_2_1_5_1","volume-title":"Fine-pitch Backside Via-last TSV Process with Optimization on Temporary Glue and Bonding Conditions. In IEEE Electronic Components and Technology Conference.","author":"Chen Erh-Hao","year":"2013","unstructured":"Erh-Hao Chen , Tzu-Chien Hsu , Cha-Hsin Lin , Pei-Jer Tzeng , Chung-Chih Wang , Shang-Chun Chen , Jui-Chin Chen , Chien-Chou Chen , Yu-Chen Hsin , Po-Chih Chang , Yiu-Hsiang Chang , Shin-Chiang Chen , Yu ming Lin , Sue-Chen Liao , and Tzu-Kun Ku . 2013 . Fine-pitch Backside Via-last TSV Process with Optimization on Temporary Glue and Bonding Conditions. In IEEE Electronic Components and Technology Conference. Erh-Hao Chen, Tzu-Chien Hsu, Cha-Hsin Lin, Pei-Jer Tzeng, Chung-Chih Wang, Shang-Chun Chen, Jui-Chin Chen, Chien-Chou Chen, Yu-Chen Hsin, Po-Chih Chang, Yiu-Hsiang Chang, Shin-Chiang Chen, Yu ming Lin, Sue-Chen Liao, and Tzu-Kun Ku. 2013. Fine-pitch Backside Via-last TSV Process with Optimization on Temporary Glue and Bonding Conditions. In IEEE Electronic Components and Technology Conference."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"K.N. Chen and C.S. Tan. 2011. Integration Schemes and Enabling Technologies for Three-Dimensional Integrated Circuits. IET Computers & Digital Techniques (May 2011).  K.N. Chen and C.S. Tan. 2011. Integration Schemes and Enabling Technologies for Three-Dimensional Integrated Circuits. IET Computers & Digital Techniques (May 2011).","DOI":"10.1049\/iet-cdt.2009.0127"},{"key":"e_1_3_2_1_7_1","volume-title":"International Symposium on Low Power Electronics and Design.","author":"Chen Y.","unstructured":"Y. Chen , E. Kursun , D. Motschman , C. Johnson , and Y. Xie . 2011. Analysis and Mitigation of Lateral Thermal Blockage Effect of Through-Silicon-Via in 3D IC Designs . In International Symposium on Low Power Electronics and Design. Y. Chen, E. Kursun, D. Motschman, C. Johnson, and Y. Xie. 2011. Analysis and Mitigation of Lateral Thermal Blockage Effect of Through-Silicon-Via in 3D IC Designs. In International Symposium on Low Power Electronics and Design."},{"key":"e_1_3_2_1_8_1","volume-title":"International Electron Devices Meeting.","author":"Chiang T. Y.","unstructured":"T. Y. Chiang , S. J. Souri , C. H. Chui , and K.C. Saraswat . 2001. Thermal Analysis of Heterogeneous 3D ICs with Various Integration Scenarios . In International Electron Devices Meeting. T. Y. Chiang, S. J. Souri, C. H. Chui, and K.C. Saraswat. 2001. Thermal Analysis of Heterogeneous 3D ICs with Various Integration Scenarios. In International Electron Devices Meeting."},{"key":"e_1_3_2_1_9_1","volume":"201","author":"Colgan E. G.","unstructured":"E. G. Colgan , P. Andry , B. Dang , J. H. Magerlein , J. Maria , R. J. Polastre , and J. Wakil. 201 2. Measurement of Microbump Thermal Resistance in 3D Chip Stacks. In IEEE Semiconductor Thermal Measurement and Management Symposium. E. G. Colgan, P. Andry, B. Dang, J. H. Magerlein, J. Maria, R. J. Polastre, and J. Wakil. 2012. Measurement of Microbump Thermal Resistance in 3D Chip Stacks. In IEEE Semiconductor Thermal Measurement and Management Symposium.","journal-title":"J. Wakil."},{"key":"e_1_3_2_1_10_1","volume-title":"IEEE Semiconductor Thermal Measurement and Management Symposium.","author":"Colgan E. G.","unstructured":"E. G. Colgan , R. J. Polastre , J. Knickerbocker , J. Wakil , J. Gambino , and K. Tallman . 2013. Measurement of Back End of Line Thermal Resistance for 3D Chip Stacks . In IEEE Semiconductor Thermal Measurement and Management Symposium. E. G. Colgan, R. J. Polastre, J. Knickerbocker, J. Wakil, J. Gambino, and K. Tallman. 2013. Measurement of Back End of Line Thermal Resistance for 3D Chip Stacks. In IEEE Semiconductor Thermal Measurement and Management Symposium."},{"key":"e_1_3_2_1_11_1","volume":"201","author":"Colgan E. G.","unstructured":"E. G. Colgan and J. Wakil. 201 3. Measured Thermal Resistance of Microbumps in 3D Chip Stacks. (March 2013). http:\/\/www.electronics-cooling.com\/2013\/03\/measured-thermal-resistance-of-microbumps-in-3d-chip-stacks\/ E. G. Colgan and J. Wakil. 2013. Measured Thermal Resistance of Microbumps in 3D Chip Stacks. (March 2013). http:\/\/www.electronics-cooling.com\/2013\/03\/measured-thermal-resistance-of-microbumps-in-3d-chip-stacks\/","journal-title":"J. Wakil."},{"key":"e_1_3_2_1_12_1","volume-title":"IEEE International Conference on Computer-Aided Design.","author":"Cong J.","unstructured":"J. Cong and Y. Zhang . 2005. Thermal Via Planning for 3-D ICs . In IEEE International Conference on Computer-Aided Design. J. Cong and Y. Zhang. 2005. Thermal Via Planning for 3-D ICs. In IEEE International Conference on Computer-Aided Design."},{"key":"e_1_3_2_1_13_1","unstructured":"DDR2 SDRAM Standard. 2009. http:\/\/www.jedec.org\/standards-documents\/docs\/jesd-79-2e. (2009).  DDR2 SDRAM Standard. 2009. http:\/\/www.jedec.org\/standards-documents\/docs\/jesd-79-2e. (2009)."},{"key":"e_1_3_2_1_14_1","unstructured":"DDR3 SDRAM Standard. 2012. http:\/\/www.jedec.org\/standards-documents\/docs\/jesd-79-3d. (2012).  DDR3 SDRAM Standard. 2012. http:\/\/www.jedec.org\/standards-documents\/docs\/jesd-79-3d. (2012)."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.4"},{"key":"e_1_3_2_1_16_1","volume":"201","author":"Emma P.","unstructured":"P. Emma , A. Buyuktosunoglu , M. Healy , K. Kailas , V. Puente , R. Yu , A. Hartstein , P. Bose , and J. Moreno. 201 4. 3D Stacking of High-Performance Processors. In IEEE International Symposium on High-Performance Computer Architecture. P. Emma, A. Buyuktosunoglu, M. Healy, K. Kailas, V. Puente, R. Yu, A. Hartstein, P. Bose, and J. Moreno. 2014. 3D Stacking of High-Performance Processors. In IEEE International Symposium on High-Performance Computer Architecture.","journal-title":"J. Moreno."},{"key":"e_1_3_2_1_17_1","volume-title":"IEEE International Conference on VLSI and System-on-Chip. http:\/\/lava.cs.virginia.edu\/archfp\/","author":"Faust G. G.","unstructured":"G. G. Faust , R. Zhang , K. Skadron , M.R. Stan , and B.H. Meyer . 2012. ArchFP: Rapid Prototyping of pre-RTL Floorplans . In IEEE International Conference on VLSI and System-on-Chip. http:\/\/lava.cs.virginia.edu\/archfp\/ G. G. Faust, R. Zhang, K. Skadron, M.R. Stan, and B.H. Meyer. 2012. ArchFP: Rapid Prototyping of pre-RTL Floorplans. In IEEE International Conference on VLSI and System-on-Chip. http:\/\/lava.cs.virginia.edu\/archfp\/"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.16"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.38"},{"key":"e_1_3_2_1_20_1","volume-title":"Hot Chips: A Symposium on High Performance Chips.","author":"Golla R.","unstructured":"R. Golla and P. Jordan . 2011. T4: A Highly Threaded Server-on-a-Chip with Native Support for Heterogeneous Computing . In Hot Chips: A Symposium on High Performance Chips. R. Golla and P. Jordan. 2011. T4: A Highly Threaded Server-on-a-Chip with Native Support for Heterogeneous Computing. In Hot Chips: A Symposium on High Performance Chips."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024424"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055171"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870069"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871561"},{"key":"e_1_3_2_1_25_1","unstructured":"High Bandwidth Memory (HBM) Standard. 2013. http:\/\/www.jedec.org\/standards-documents\/results\/jesd235. (2013).  High Bandwidth Memory (HBM) Standard. 2013. http:\/\/www.jedec.org\/standards-documents\/results\/jesd235. (2013)."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"e_1_3_2_1_27_1","unstructured":"Hybrid Memory Cube Consortium. 2012. http:\/\/hybridmemorycube.org\/. (2012).  Hybrid Memory Cube Consortium. 2012. http:\/\/hybridmemorycube.org\/. (2012)."},{"key":"e_1_3_2_1_28_1","unstructured":"International Technology Roadmap for Semiconductors (ITRS). 2012. http:\/\/www.itrs2.net. (2012).  International Technology Roadmap for Semiconductors (ITRS). 2012. http:\/\/www.itrs2.net. (2012)."},{"key":"e_1_3_2_1_29_1","volume-title":"TSV, WLP & Embedded Technologies (Dec.","author":"Johnson S. C.","year":"2009","unstructured":"S. C. Johnson . 2009. Via first, middle, last, or after? 3D Packaging Newsletter on 3D IC , TSV, WLP & Embedded Technologies (Dec. 2009 ). http:\/\/www.i-micronews.com\/upload%5Cnewsletter%5C3DNov09.pdf S. C. Johnson. 2009. Via first, middle, last, or after? 3D Packaging Newsletter on 3D IC, TSV, WLP & Embedded Technologies (Dec. 2009). http:\/\/www.i-micronews.com\/upload%5Cnewsletter%5C3DNov09.pdf"},{"key":"e_1_3_2_1_30_1","volume-title":"Hot Chips: A Symposium on High Performance Chips.","author":"Kalla R.","year":"2009","unstructured":"R. Kalla . 2009 . POWER7: IBM's Next Generation POWER Microprocessor . In Hot Chips: A Symposium on High Performance Chips. R. Kalla. 2009. POWER7: IBM's Next Generation POWER Microprocessor. In Hot Chips: A Symposium on High Performance Chips."},{"key":"e_1_3_2_1_31_1","volume-title":"IEEE CPMT Symposium Japan.","author":"Kikuchi S.","unstructured":"S. Kikuchi , M. Suwada , H. Onuki , Y. Iwakiri , and N. Nakamura . 2015. Thermal Characterization and Modeling of BEOL for 3D Integration . In IEEE CPMT Symposium Japan. S. Kikuchi, M. Suwada, H. Onuki, Y. Iwakiri, and N. Nakamura. 2015. Thermal Characterization and Modeling of BEOL for 3D Integration. In IEEE CPMT Symposium Japan."},{"key":"e_1_3_2_1_32_1","volume-title":"IEEE International Solid-State Circuits Conference.","author":"Kim D. H.","unstructured":"D. H. Kim , K. Athikulwongse , M. Healy , M. Hossain , M. Jung , I. Khorosh , G. Kumar , Y.-J. Lee , D. Lewis , T.-W. Lin , C. Liu , S. Panth , M. Pathak , M. Ren , G. Shen , T. Song , D. H. Woo , X. Zhao , J. Kim , H. Choi , G. Loh , H. H. Lee , and S. K. Lim . 2012. 3D-MAPS: 3D Massively Parallel Processor with Stacked Memory . In IEEE International Solid-State Circuits Conference. D. H. Kim, K. Athikulwongse, M. Healy, M. Hossain, M. Jung, I. Khorosh, G. Kumar, Y.-J. Lee, D. Lewis, T.-W. Lin, C. Liu, S. Panth, M. Pathak, M. Ren, G. Shen, T. Song, D. H. Woo, X. Zhao, J. Kim, H. Choi, G. Loh, H. H. Lee, and S. K. Lim. 2012. 3D-MAPS: 3D Massively Parallel Processor with Stacked Memory. In IEEE International Solid-State Circuits Conference."},{"key":"e_1_3_2_1_33_1","volume-title":"IEEE International Solid-State Circuits Conference.","author":"Kim Jung-Sik","year":"2011","unstructured":"Jung-Sik Kim , Chi Sung Oh , Hocheol Lee , Donghyuk Lee , Hyong-Ryol Hwang , Sooman Hwang , Byongwook Na , Joungwook Moon , Jin-Guk Kim , Hanna Park , Jang-Woo Ryu , Kiwon Park , Sang-Kyu Kang , So-Young Kim , Hoyoung Kim , Jong-Min Bang , Hyunyoon Cho , Minsoo Jang , Cheolmin Han , Jung-Bae Lee , Kyehyun Kyung , Joo-Sun Choi , and Young-Hyun Jun . 2011 . A 1.2V 12.8GB\/s 2Gb Mobile Wide-I\/O DRAM with 4x128 I\/Os Using TSV-Based Stacking . In IEEE International Solid-State Circuits Conference. Jung-Sik Kim, Chi Sung Oh, Hocheol Lee, Donghyuk Lee, Hyong-Ryol Hwang, Sooman Hwang, Byongwook Na, Joungwook Moon, Jin-Guk Kim, Hanna Park, Jang-Woo Ryu, Kiwon Park, Sang-Kyu Kang, So-Young Kim, Hoyoung Kim, Jong-Min Bang, Hyunyoon Cho, Minsoo Jang, Cheolmin Han, Jung-Bae Lee, Kyehyun Kyung, Joo-Sun Choi, and Young-Hyun Jun. 2011. A 1.2V 12.8GB\/s 2Gb Mobile Wide-I\/O DRAM with 4x128 I\/Os Using TSV-Based Stacking. In IEEE International Solid-State Circuits Conference."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.710867"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147160"},{"key":"e_1_3_2_1_38_1","unstructured":"Low Power DDR3 SDRAM Standard. 2013. http:\/\/www.jedec.org\/standards-documents\/results\/jesd209-3. (2013).  Low Power DDR3 SDRAM Standard. 2013. http:\/\/www.jedec.org\/standards-documents\/results\/jesd209-3. (2013)."},{"key":"e_1_3_2_1_39_1","volume-title":"Electronics Packaging Technology Conference.","author":"Matsumoto K.","unstructured":"K. Matsumoto , S. Ibaraki , K. Sakuma , K. Sueoka , H. Kikuchi , Y. Orii , and F. Yamada . 2010. Thermal Resistance Evaluation of a Three-dimensional (3D) Chip Stack . In Electronics Packaging Technology Conference. K. Matsumoto, S. Ibaraki, K. Sakuma, K. Sueoka, H. Kikuchi, Y. Orii, and F. Yamada. 2010. Thermal Resistance Evaluation of a Three-dimensional (3D) Chip Stack. In Electronics Packaging Technology Conference."},{"key":"e_1_3_2_1_40_1","volume-title":"IEEE CPMT Symposium Japan.","author":"Melamed S.","unstructured":"S. Melamed , K. Kikuchi , and M. Aoyagi . 2015. Sensitivity of the Thermal Profile of Bump-Bonded 3D Systems to Inter-Die Bonding Layer Properties . In IEEE CPMT Symposium Japan. S. Melamed, K. Kikuchi, and M. Aoyagi. 2015. Sensitivity of the Thermal Profile of Bump-Bonded 3D Systems to Inter-Die Bonding Layer Properties. In IEEE CPMT Symposium Japan."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228477"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378637"},{"key":"e_1_3_2_1_43_1","volume-title":"IEEE Electronic Components and Technology Conference.","author":"Nakamura N.","unstructured":"N. Nakamura , Y. Iwakiri , H. Onuki , M. Suwada , and S. Kikuchi . 2015. Thermal Modeling and Experimental Study of 3D Stack Package with Hot Spot Consideration . In IEEE Electronic Components and Technology Conference. N. Nakamura, Y. Iwakiri, H. Onuki, M. Suwada, and S. Kikuchi. 2015. Thermal Modeling and Experimental Study of 3D Stack Package with Hot Spot Consideration. In IEEE Electronic Components and Technology Conference."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735042"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"crossref","unstructured":"H. Oprins V. Cherman T. Webers A. Salahouelhadj S. W. Kim Lan Peng G. Van der Plas and E. Beyne. 2016. Thermal Characterization of the Inter-Die Thermal Resistance of Hybrid Cu\/Dielectric Wafer-to-Wafer Bonding. In IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems.  H. Oprins V. Cherman T. Webers A. Salahouelhadj S. W. Kim Lan Peng G. Van der Plas and E. Beyne. 2016. Thermal Characterization of the Inter-Die Thermal Resistance of Hybrid Cu\/Dielectric Wafer-to-Wafer Bonding. In IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems.","DOI":"10.1109\/ITHERM.2016.7517703"},{"key":"e_1_3_2_1_46_1","volume-title":"IEEE Electronic Components and Technology Conference.","author":"Oprins H.","unstructured":"H. Oprins , B. Vandevelde , M. Badaroglu , M. Gonzalez , G. Van der Plas, and E. Beyne. 2013. Numerical Comparison of the Thermal Performance of 3D Stacking and Si Interposer Based Packaging Concepts . In IEEE Electronic Components and Technology Conference. H. Oprins, B. Vandevelde, M. Badaroglu, M. Gonzalez, G. Van der Plas, and E. Beyne. 2013. Numerical Comparison of the Thermal Performance of 3D Stacking and Si Interposer Based Packaging Concepts. In IEEE Electronic Components and Technology Conference."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346197"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127915"},{"key":"e_1_3_2_1_49_1","volume-title":"SESC simulator. (Jan","author":"Renau Jose","year":"2005","unstructured":"Jose Renau , Basilio Fraguela , James Tuck , Wei Liu , Milos Prvulovic , Luis Ceze , Smruti Sarangi , Paul Sack , Karin Strauss , and Pablo Montesinos . 2005. SESC simulator. (Jan . 2005 ). http:\/\/sesc.sourceforge.net Jose Renau, Basilio Fraguela, James Tuck, Wei Liu, Milos Prvulovic, Luis Ceze, Smruti Sarangi, Paul Sack, Karin Strauss, and Pablo Montesinos. 2005. SESC simulator. (Jan. 2005). http:\/\/sesc.sourceforge.net"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.12"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"crossref","unstructured":"E.C. Samson S.V. Machiroutu J.-Y. Chang I. Santos J. Hermerding A. Dani R. Prasher and D.W.Song. 2005. Interface Material Selection and a Thermal Management Technique in Second-Generation Platforms Built on Intel Centrino Mobile Technology. In Intel Technology Journal.  E.C. Samson S.V. Machiroutu J.-Y. Chang I. Santos J. Hermerding A. Dani R. Prasher and D.W.Song. 2005. Interface Material Selection and a Thermal Management Technique in Second-Generation Platforms Built on Intel Centrino Mobile Technology. In Intel Technology Journal.","DOI":"10.1535\/itj.0901.06"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540726"},{"key":"e_1_3_2_1_54_1","volume-title":"International Conference on 3D System Integration.","author":"Singh S.G.","unstructured":"S.G. Singh and C. S. Tan . 2009. Impact of Thermal Through Silicon Via (TTSV) on the Temperature Profile of Multi-Layer 3-D Device Stack . In International Conference on 3D System Integration. S.G. Singh and C. S. Tan. 2009. Impact of Thermal Through Silicon Via (TTSV) on the Temperature Profile of Multi-Layer 3-D Device Stack. In International Conference on 3D System Integration."},{"key":"e_1_3_2_1_55_1","volume":"201","author":"Skarlatos D.","unstructured":"D. Skarlatos , R. Thomas , A. Agrawal , S. Qin , R. Pilawa-Podgurski , U. R. Karpuzcu , R. Teodorescu , N. S. Kim , and J. Torrellas. 201 6. Snatch: Opportunistically Reassigning Power Allocation between Processor and Memory in 3D Stacks. In IEEE International Conference on Microarchitecture. D. Skarlatos, R. Thomas, A. Agrawal, S. Qin, R. Pilawa-Podgurski, U. R. Karpuzcu, R. Teodorescu, N. S. Kim, and J. Torrellas. 2016. Snatch: Opportunistically Reassigning Power Allocation between Processor and Memory in 3D Stacks. In IEEE International Conference on Microarchitecture.","journal-title":"J. Torrellas."},{"key":"e_1_3_2_1_56_1","volume-title":"Hot Chips: A Symposium on High Performance Chips.","author":"Stuecheli J.","year":"2013","unstructured":"J. Stuecheli . 2013 . Next Generation POWER microprocessor . In Hot Chips: A Symposium on High Performance Chips. J. Stuecheli. 2013. Next Generation POWER microprocessor. In Hot Chips: A Symposium on High Performance Chips."},{"key":"e_1_3_2_1_57_1","volume-title":"Hot Chips: A Symposium on High Performance Chips.","author":"Turullols S.","unstructured":"S. Turullols and R. Sivaramakrishnan . 2012. SPARC T5: 16-core CMT Processor with Glueless 1-Hop Scaling to 8-Sockets . In Hot Chips: A Symposium on High Performance Chips. S. Turullols and R. Sivaramakrishnan. 2012. SPARC T5: 16-core CMT Processor with Glueless 1-Hop Scaling to 8-Sockets. In Hot Chips: A Symposium on High Performance Chips."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477505"},{"key":"e_1_3_2_1_59_1","volume-title":"A. Opdebeeck, M. Rakowski, B. De Wachter, M. Dehan, M. Nelis, R. Agarwal, W. Dehaene, Y. Travaly, P. Marchal, and E. Beyne.","author":"der Plas G. Van","year":"2010","unstructured":"G. Van der Plas , P. Limaye , A. Mercha , H. Oprins , C. Torregiani , S. Thijs , D. Linten , M. Stucchi , K. Guruprasad , D. Velenis , D. Shinichi , V. Cherman , B. Vandevelde , V. Simons , I. De Wolf , R. Labie , D. Perry , S. Bronckers , N. Minas , M. Cupac , W. Ruythooren , J. Van Olmen , A. Phommahaxay , M. de Potter de ten Broeck , A. Opdebeeck, M. Rakowski, B. De Wachter, M. Dehan, M. Nelis, R. Agarwal, W. Dehaene, Y. Travaly, P. Marchal, and E. Beyne. 2010 . Design Issues and Considerations for Low-Cost 3D TSV IC Technology. In IEEE International Solid-State Circuits Conference . G. Van der Plas, P. Limaye, A. Mercha, H. Oprins, C. Torregiani, S. Thijs, D. Linten, M. Stucchi, K. Guruprasad, D. Velenis, D. Shinichi, V. Cherman, B. Vandevelde, V. Simons, I. De Wolf, R. Labie, D. Perry, S. Bronckers, N. Minas, M. Cupac, W. Ruythooren, J. Van Olmen, A. Phommahaxay, M. de Potter de ten Broeck, A. Opdebeeck, M. Rakowski, B. De Wachter, M. Dehan, M. Nelis, R. Agarwal, W. Dehaene, Y. Travaly, P. Marchal, and E. Beyne. 2010. Design Issues and Considerations for Low-Cost 3D TSV IC Technology. In IEEE International Solid-State Circuits Conference."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477512"},{"key":"e_1_3_2_1_61_1","unstructured":"Wide I\/O 2 Standard. 2014. http:\/\/www.jedec.org\/standards-documents\/results\/jesd229-2. (2014).  Wide I\/O 2 Standard. 2014. http:\/\/www.jedec.org\/standards-documents\/results\/jesd229-2. (2014)."},{"key":"e_1_3_2_1_62_1","unstructured":"Wide I\/O SDR Standard. 2011. http:\/\/www.jedec.org\/standards-documents\/results\/jesd229. (2011).  Wide I\/O SDR Standard. 2011. http:\/\/www.jedec.org\/standards-documents\/results\/jesd229. (2011)."},{"key":"e_1_3_2_1_63_1","volume-title":"International Symposium on Quality Electronic Design.","author":"Zhao D.","unstructured":"D. Zhao , H. Homayoun , and A.V. Veidenbaum . 2013. Temperature Aware Thread Migration in 3D Architecture with Stacked DRAM . In International Symposium on Quality Electronic Design. D. Zhao, H. Homayoun, and A.V. Veidenbaum. 2013. Temperature Aware Thread Migration in 3D Architecture with Stacked DRAM. In International Symposium on Quality Electronic Design."},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.51"}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Cambridge Massachusetts","acronym":"MICRO-50","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3124547","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3124547","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3124547","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:31Z","timestamp":1750217431000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3124547"}},"subtitle":["enhancing vertical thermal conduction in 3D processor-memory stacks"],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":64,"alternative-id":["10.1145\/3123939.3124547","10.1145\/3123939"],"URL":"https:\/\/doi.org\/10.1145\/3123939.3124547","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}