{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T15:31:06Z","timestamp":1769182266051,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":61,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3123939.3124555","type":"proceedings-article","created":{"date-parts":[[2017,10,4]],"date-time":"2017-10-04T18:06:06Z","timestamp":1507140366000},"page":"1-14","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":43,"title":["Banshee"],"prefix":"10.1145","author":[{"given":"Xiangyao","family":"Yu","sequence":"first","affiliation":[{"name":"MIT"}]},{"given":"Christopher J.","family":"Hughes","sequence":"additional","affiliation":[{"name":"Intel Labs"}]},{"given":"Nadathur","family":"Satish","sequence":"additional","affiliation":[{"name":"Intel Labs"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich"}]},{"given":"Srinivas","family":"Devadas","sequence":"additional","affiliation":[{"name":"MIT"}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"http:\/\/www.hybridmemorycube.org","author":"Hybrid Memory Cube Specification","year":"2014","unstructured":"Hybrid Memory Cube Specification 2.1. http:\/\/www.hybridmemorycube.org , 2014 . Hybrid Memory Cube Specification 2.1. http:\/\/www.hybridmemorycube.org, 2014."},{"key":"e_1_3_2_1_2_1","volume-title":"Pascal and Stacked Memory: Feeding the Appetite for Big Data. https:\/\/goo.gl\/y6oYqD","author":"Link","year":"2014","unstructured":"NV Link , Pascal and Stacked Memory: Feeding the Appetite for Big Data. https:\/\/goo.gl\/y6oYqD , 2014 . NVLink, Pascal and Stacked Memory: Feeding the Appetite for Big Data. https:\/\/goo.gl\/y6oYqD, 2014."},{"key":"e_1_3_2_1_3_1","volume-title":"https:\/\/goo.gl\/ci9BvG","author":"The Road GPU","year":"2015","unstructured":"The Road to the AMD \"Fiji\" GPU . https:\/\/goo.gl\/ci9BvG , 2015 . The Road to the AMD \"Fiji\" GPU. https:\/\/goo.gl\/ci9BvG, 2015."},{"key":"e_1_3_2_1_4_1","volume-title":"Tesla P100. https:\/\/goo.gl\/Y6gfXZ","author":"Data Sheet","year":"2016","unstructured":"Data Sheet : Tesla P100. https:\/\/goo.gl\/Y6gfXZ , 2016 . Data Sheet: Tesla P100. https:\/\/goo.gl\/Y6gfXZ, 2016."},{"key":"e_1_3_2_1_5_1","volume-title":"https:\/\/goo.gl\/WKkFiw","author":"Intel\u00ae","year":"2016","unstructured":"Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual. https:\/\/goo.gl\/WKkFiw , 2016 . Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual. https:\/\/goo.gl\/WKkFiw, 2016."},{"key":"e_1_3_2_1_6_1","volume-title":"https:\/\/goo.gl\/5eqTg5","author":"Vidia Tesla GPU","year":"2017","unstructured":"N Vidia Tesla V100 GPU Accelerator . https:\/\/goo.gl\/5eqTg5 , 2017 . NVidia Tesla V100 GPU Accelerator. https:\/\/goo.gl\/5eqTg5, 2017."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694381"},{"key":"e_1_3_2_1_8_1","volume-title":"HPCA","author":"Agarwal N.","year":"2015","unstructured":"Agarwal , N. , Unlocking Bandwidth for GPUs in CC-NUMA Systems . In HPCA ( 2015 ). Agarwal, N., et al. Unlocking Bandwidth for GPUs in CC-NUMA Systems. In HPCA (2015)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_3_2_1_11_1","volume-title":"Configuring Huge Pages in Red Hat Enterprise Linux 4 or 5. https:\/\/goo.gl\/lqB1uf","author":"Bailey L.","year":"2014","unstructured":"Bailey , L. , and Chris , C . Configuring Huge Pages in Red Hat Enterprise Linux 4 or 5. https:\/\/goo.gl\/lqB1uf , 2014 . Bailey, L., and Chris, C. Configuring Huge Pages in Red Hat Enterprise Linux 4 or 5. https:\/\/goo.gl\/lqB1uf, 2014."},{"key":"e_1_3_2_1_12_1","volume-title":"Understanding the Linux kernel","author":"Bovet D. P.","year":"2005","unstructured":"Bovet , D. P. , and Cesati , M . Understanding the Linux kernel . O'Reilly Media, Inc. , 2005 . Bovet, D. P., and Cesati, M. Understanding the Linux kernel. O'Reilly Media, Inc., 2005."},{"key":"e_1_3_2_1_13_1","volume-title":"HPCA","author":"Chang K.","year":"2016","unstructured":"Chang , K. , Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM . In HPCA ( 2016 ). Chang, K., et al. Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM. In HPCA (2016)."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078590"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.11"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.63"},{"key":"e_1_3_2_1_19_1","volume-title":"ECE","author":"Chou C.","year":"2015","unstructured":"Chou , C. , BATMAN: Maximizing Bandwidth Utilization of Hybrid Memory Systems. Tech report , ECE , Georgia Institute of Technology , 2015 . Chou, C., et al. BATMAN: Maximizing Bandwidth Utilization of Hybrid Memory Systems. Tech report, ECE, Georgia Institute of Technology, 2015."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750387"},{"key":"e_1_3_2_1_21_1","volume-title":"MICRO","author":"Chou C.","year":"2016","unstructured":"Chou , C. , CANDY: Enabling Coherent DRAM Caches for Multi-Node Systems . In MICRO ( 2016 ). Chou, C., et al. CANDY: Enabling Coherent DRAM Caches for Multi-Node Systems. In MICRO (2016)."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"e_1_3_2_1_23_1","volume-title":"HPCA","author":"Franey S.","year":"2015","unstructured":"Franey , S. , and Lipasti , M . Tag Tables . In HPCA ( 2015 ). Franey, S., and Lipasti, M. Tag Tables. In HPCA (2015)."},{"key":"e_1_3_2_1_24_1","volume-title":"MICRO","author":"Gulur N.","year":"2014","unstructured":"Gulur , N. , Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth . In MICRO ( 2014 ). Gulur, N., et al. Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth. In MICRO (2014)."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_26_1","volume-title":"MICRO","author":"Huang C.-C.","year":"2016","unstructured":"Huang , C.-C. , C3D: Mitigating the NUMA Bottleneck via Coherent DRAM Caches . In MICRO ( 2016 ). Huang, C.-C., et al. C3D: Mitigating the NUMA Bottleneck via Coherent DRAM Caches. In MICRO (2016)."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628089"},{"key":"e_1_3_2_1_28_1","volume-title":"HPCA","author":"Jang H.","year":"2016","unstructured":"Jang , H. , Efficient Footprint Caching for Tagless DRAM Caches . In HPCA ( 2016 ). Jang, H., et al. Efficient Footprint Caching for Tagless DRAM Caches. In HPCA (2016)."},{"key":"e_1_3_2_1_29_1","volume-title":"JESD235 High Bandwidth Memory (HBM) DRAM","author":"JEDEC.","year":"2013","unstructured":"JEDEC. JESD235 High Bandwidth Memory (HBM) DRAM , 2013 . JEDEC. JESD235 High Bandwidth Memory (HBM) DRAM, 2013."},{"key":"e_1_3_2_1_30_1","volume-title":"Morgan Kaufmann","author":"Jeffers J.","year":"2016","unstructured":"Jeffers , J. , Intel Xeon Phi Processor High Performance Programming: Knights Landing Edition . Morgan Kaufmann , 2016 . Jeffers, J., et al. Intel Xeon Phi Processor High Performance Programming: Knights Landing Edition. Morgan Kaufmann, 2016."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485957"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"e_1_3_2_1_33_1","volume-title":"HPCA","author":"Jiang X.","year":"2010","unstructured":"Jiang , X. , CHOP: Adaptive Filter-Based DRAM Caching for CMP Server Platforms . In HPCA ( 2010 ). Jiang, X., et al. CHOP: Adaptive Filter-Based DRAM Caching for CMP Server Platforms. In HPCA (2010)."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/279361.279404"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2001.970573"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750383"},{"key":"e_1_3_2_1_39_1","volume-title":"CLUSTER","author":"Li Y.","year":"2017","unstructured":"Li , Y. , Utility-Based Hybrid Memory Management . In CLUSTER ( 2017 ). Li, Y., et al. Utility-Based Hybrid Memory Management. In CLUSTER (2017)."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.71.0015"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830827"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.50"},{"key":"e_1_3_2_1_44_1","volume-title":"HPCA","author":"Meswani M.","year":"2015","unstructured":"Meswani , M. , Heterogeneous Memory Architectures: A HW\/SW Approach for Mixing Die-stacked and Off-package Memories . In HPCA ( 2015 ). Meswani, M., et al. Heterogeneous Memory Architectures: A HW\/SW Approach for Mixing Die-stacked and Off-package Memories. In HPCA (2015)."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"e_1_3_2_1_46_1","unstructured":"O'Connor M. Highlights of the High-Bandwidth Memory (HBM) Standard.  O'Connor M. Highlights of the High-Bandwidth Memory (HBM) Standard."},{"key":"e_1_3_2_1_47_1","volume-title":"DATE","author":"Phadke S.","year":"2011","unstructured":"Phadke , S. , and Narayanasamy , S . MLP Aware Heterogeneous Memory System . In DATE ( 2011 ). Phadke, S., and Narayanasamy, S. MLP Aware Heterogeneous Memory System. In DATE (2011)."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136501"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250709"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/98460.98523"},{"key":"e_1_3_2_1_52_1","volume-title":"MASCOTS","author":"Rothman J.","year":"2000","unstructured":"Rothman , J. , and Smith , A . Sector Cache Design and Performance . In MASCOTS ( 2000 ). Rothman, J., and Smith, A. Sector Cache Design and Performance. In MASCOTS (2000)."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485963"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.56"},{"key":"e_1_3_2_1_55_1","volume-title":"Intel\u00aeXeon Phi\u2122 Processor \"Knights Landing\" Architectural Overview. https:\/\/goo.gl\/dp1dVm","author":"Sodani A.","year":"2015","unstructured":"Sodani , A. Intel\u00aeXeon Phi\u2122 Processor \"Knights Landing\" Architectural Overview. https:\/\/goo.gl\/dp1dVm , 2015 . Sodani, A. Intel\u00aeXeon Phi\u2122 Processor \"Knights Landing\" Architectural Overview. https:\/\/goo.gl\/dp1dVm, 2015."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"e_1_3_2_1_57_1","volume-title":"Operating Systems: Internals and Design Principles","author":"Stallings W.","year":"1998","unstructured":"Stallings , W. , Operating Systems: Internals and Design Principles , vol. 148 . Prentice Hall Upper Saddle River , NJ , 1998 . Stallings, W., et al. Operating Systems: Internals and Design Principles, vol. 148. Prentice Hall Upper Saddle River, NJ, 1998."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.65"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378661"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830807"},{"key":"e_1_3_2_1_61_1","first-page":"02677","volume":"170","author":"Yu X.","year":"2017","unstructured":"Yu , X. , Banshee: Bandwidth-Efficient DRAM Caching Via Software\/Hardware Cooperation. arXiv. 170 4. 02677 ( 2017 ). Yu, X., et al. Banshee: Bandwidth-Efficient DRAM Caching Via Software\/Hardware Cooperation. arXiv.1704.02677 (2017).","journal-title":"Banshee: Bandwidth-Efficient DRAM Caching Via Software\/Hardware Cooperation. arXiv."}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Cambridge Massachusetts","acronym":"MICRO-50","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3124555","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3124555","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:31Z","timestamp":1750217431000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3124555"}},"subtitle":["bandwidth-efficient DRAM caching via software\/hardware cooperation"],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":61,"alternative-id":["10.1145\/3123939.3124555","10.1145\/3123939"],"URL":"https:\/\/doi.org\/10.1145\/3123939.3124555","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}