{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:35:30Z","timestamp":1758126930255,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,9,2]],"date-time":"2017-09-02T00:00:00Z","timestamp":1504310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,9,2]]},"DOI":"10.1145\/3124680.3124742","type":"proceedings-article","created":{"date-parts":[[2017,9,5]],"date-time":"2017-09-05T12:23:44Z","timestamp":1504614224000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Multiple Physical Mappings"],"prefix":"10.1145","author":[{"given":"Marius","family":"Hillenbrand","sequence":"first","affiliation":[{"name":"Karlsruhe Institute of Technology"}]},{"given":"Mathias","family":"Gottschlag","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology"}]},{"given":"Jens","family":"Kehne","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology"}]},{"given":"Frank","family":"Bellosa","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology"}]}],"member":"320","published-online":{"date-parts":[[2017,9,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2009. NAS Parallel Benchmarks (NPB) version 3.3.1. (2009). http:\/\/www.nas.nasa.gov\/Software\/NPB\/  2009. NAS Parallel Benchmarks (NPB) version 3.3.1. (2009). http:\/\/www.nas.nasa.gov\/Software\/NPB\/"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.4204\/EPTCS.244.4"},{"key":"e_1_3_2_1_3_1","unstructured":"Advanced Micro Devices Inc. 2015. BIOS and Kernel Developer's Guide (BKDG) for AMD Family 15h Models 30h-3Fh Processors (49125 rev 3.06 ed.). Advanced Micro Devices Inc.  Advanced Micro Devices Inc. 2015. BIOS and Kernel Developer's Guide (BKDG) for AMD Family 15h Models 30h-3Fh Processors (49125 rev 3.06 ed.). Advanced Micro Devices Inc."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2013.6494987"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337162"},{"volume-title":"Intel 64 and IA-32 Architectures Software Developer's Manual -","author":"Intel Corporation","key":"e_1_3_2_1_7_1","unstructured":"Intel Corporation . 2016. Intel 64 and IA-32 Architectures Software Developer's Manual - Volume 3 (325384-060us ed.). Chapter 17.17. Intel Corporation. 2016. Intel 64 and IA-32 Architectures Software Developer's Manual - Volume 3 (325384-060us ed.). Chapter 17.17."},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the 2014 USENIX Annual Technical Conference (USENIX ATC'14). USENIX Association","author":"Gaud Fabien","year":"2014","unstructured":"Fabien Gaud , Baptiste Lepers , Jeremie Decouchant , Justin Funston , Alexandra Fedorova , and Vivien Qu\u00e9ma . 2014 . Large Pages May Be Harmful on NUMA Systems . In Proceedings of the 2014 USENIX Annual Technical Conference (USENIX ATC'14). USENIX Association , Berkeley, CA, USA, 231--242. Fabien Gaud, Baptiste Lepers, Jeremie Decouchant, Justin Funston, Alexandra Fedorova, and Vivien Qu\u00e9ma. 2014. Large Pages May Be Harmful on NUMA Systems. In Proceedings of the 2014 USENIX Annual Technical Conference (USENIX ATC'14). USENIX Association, Berkeley, CA, USA, 231--242."},{"key":"e_1_3_2_1_9_1","volume-title":"Proceedings of the 15th Workshop on Hot Topics in Operating Systems (HOTOS'15)","author":"Gerber Simon","year":"2015","unstructured":"Simon Gerber , Gerd Zellweger , Reto Achermann , Kornilios Kourtis , Timothy Roscoe , and Dejan Milojicic . 2015 . Not Your Parents' Physical Address Space . In Proceedings of the 15th Workshop on Hot Topics in Operating Systems (HOTOS'15) . USENIX Association, Berkeley, CA, USA. Simon Gerber, Gerd Zellweger, Reto Achermann, Kornilios Kourtis, Timothy Roscoe, and Dejan Milojicic. 2015. Not Your Parents' Physical Address Space. In Proceedings of the 15th Workshop on Hot Topics in Operating Systems (HOTOS'15). USENIX Association, Berkeley, CA, USA."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989102"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482101"},{"key":"e_1_3_2_1_12_1","volume-title":"SPEC CPU2006 Benchmark Descriptions. SIGARCH Computer Architecture News 34","author":"Henning John L.","year":"2006","unstructured":"John L. Henning . 2006 . SPEC CPU2006 Benchmark Descriptions. SIGARCH Computer Architecture News 34 , 4 (Sept. 2006), 1--17. DOI: htp:\/\/dx.doi.org\/10.1145\/1186736.1186737 10.1145\/1186736.1186737 John L. Henning. 2006. SPEC CPU2006 Benchmark Descriptions. SIGARCH Computer Architecture News 34, 4 (Sept. 2006), 1--17. DOI: htp:\/\/dx.doi.org\/10.1145\/1186736.1186737"},{"volume-title":"Intel Xeon Processor 5500 Series Datasheet","author":"Intel Corporation 2009.","key":"e_1_3_2_1_13_1","unstructured":"Intel Corporation 2009. Intel Xeon Processor 5500 Series Datasheet , Volume 2 (321322-002 ed.). Intel Corporation . Intel Corporation 2009. Intel Xeon Processor 5500 Series Datasheet, Volume 2 (321322-002 ed.). Intel Corporation."},{"volume-title":"Intel Xeon Processor 7500 Series Datasheet","author":"Intel Corporation 2010.","key":"e_1_3_2_1_14_1","unstructured":"Intel Corporation 2010. Intel Xeon Processor 7500 Series Datasheet , Volume 2 (323341-001 ed.). Intel Corporation . Intel Corporation 2010. Intel Xeon Processor 7500 Series Datasheet, Volume 2 (323341-001 ed.). Intel Corporation."},{"key":"e_1_3_2_1_15_1","volume-title":"Memory Systems: Cache, DRAM, Disk","author":"Jacob Bruce","year":"2007","unstructured":"Bruce Jacob , Spencer Ng , and David Wang . 2007 . Memory Systems: Cache, DRAM, Disk . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA. Bruce Jacob, Spencer Ng, and David Wang. 2007. Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/2663510.2663516"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.1997.601360"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2579672"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370869"},{"key":"e_1_3_2_1_22_1","unstructured":"R.A. Maddox G. Singh and R.J. Safranek. 2009. Weaving High Performance Multiprocessor Fabric: Architectural Insights Into the Intel QuickPath Interconnect. Intel Press.  R.A. Maddox G. Singh and R.J. Safranek. 2009. Weaving High Performance Multiprocessor Fabric: Architectural Insights Into the Intel QuickPath Interconnect. Intel Press."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15672-4_28"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.14529\/jsfi140302"},{"key":"e_1_3_2_1_26_1","volume-title":"PIkit: A New Kernel-Independent Processor-Interconnect Rootkit. In 25th USENIX Security Symposium (USENIX Security 16)","author":"Song Wonjun","year":"2016","unstructured":"Wonjun Song , Hyunwoo Choi , Junhong Kim , Eunsoo Kim , Yongdae Kim , and John Kim . 2016 . PIkit: A New Kernel-Independent Processor-Interconnect Rootkit. In 25th USENIX Security Symposium (USENIX Security 16) . USENIX Association, Austin, TX, 37--51. htps:\/\/www.usenix.org\/conference\/usenixsecurity16\/technical-sessions\/presentation\/song Wonjun Song, Hyunwoo Choi, Junhong Kim, Eunsoo Kim, Yongdae Kim, and John Kim. 2016. PIkit: A New Kernel-Independent Processor-Interconnect Rootkit. In 25th USENIX Security Symposium (USENIX Security 16). USENIX Association, Austin, TX, 37--51. htps:\/\/www.usenix.org\/conference\/usenixsecurity16\/technical-sessions\/presentation\/song"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2526003"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830803"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522356"},{"key":"e_1_3_2_1_30_1","volume-title":"Documentation\/memory-hotplug.txt.","author":"Torvalds Linus","year":"2016","unstructured":"Linus Torvalds . 2016. Linux kernel v4.4.36 , Documentation\/memory-hotplug.txt. ( 2016 ). http:\/\/www.kernel.org\/ Linus Torvalds. 2016. Linux kernel v4.4.36, Documentation\/memory-hotplug.txt. (2016). http:\/\/www.kernel.org\/"},{"key":"e_1_3_2_1_31_1","unstructured":"UEFI Forum 2016. Advanced Configuration and Power Interface Specification (6.1 ed.). UEFI Forum.  UEFI Forum 2016. Advanced Configuration and Power Interface Specification (6.1 ed.). UEFI Forum."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835945"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.966490"},{"key":"e_1_3_2_1_35_1","volume-title":"Sergey Blagodurov, Alexandra Fedorova, and Manuel Prieto.","author":"Zhuravlev Sergey","year":"2012","unstructured":"Sergey Zhuravlev , Juan Carlos Saez , Sergey Blagodurov, Alexandra Fedorova, and Manuel Prieto. 2012 . Survey of Scheduling Techniques for Addressing Shared Resources in Multicore Processors. Comput. Surveys 45, 1, Article 4 (Dec. 2012), 28 pages. DOI: htp:\/\/dx.doi.org\/10.1145\/2379776.2379780 10.1145\/2379776.2379780 Sergey Zhuravlev, Juan Carlos Saez, Sergey Blagodurov, Alexandra Fedorova, and Manuel Prieto. 2012. Survey of Scheduling Techniques for Addressing Shared Resources in Multicore Processors. Comput. Surveys 45, 1, Article 4 (Dec. 2012), 28 pages. DOI: htp:\/\/dx.doi.org\/10.1145\/2379776.2379780"}],"event":{"name":"APSys '17: 8th Asia-Pacific Workshop on Systems","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems"],"location":"Mumbai India","acronym":"APSys '17"},"container-title":["Proceedings of the 8th Asia-Pacific Workshop on Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3124680.3124742","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3124680.3124742","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:23Z","timestamp":1750212683000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3124680.3124742"}},"subtitle":["Dynamic DRAM Channel Sharing and Partitioning"],"short-title":[],"issued":{"date-parts":[[2017,9,2]]},"references-count":34,"alternative-id":["10.1145\/3124680.3124742","10.1145\/3124680"],"URL":"https:\/\/doi.org\/10.1145\/3124680.3124742","relation":{},"subject":[],"published":{"date-parts":[[2017,9,2]]},"assertion":[{"value":"2017-09-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}