{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T23:20:44Z","timestamp":1777591244038,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,9,21]],"date-time":"2017-09-21T00:00:00Z","timestamp":1505952000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,9,21]]},"DOI":"10.1145\/3125374.3125380","type":"proceedings-article","created":{"date-parts":[[2017,9,20]],"date-time":"2017-09-20T12:36:22Z","timestamp":1505910982000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["The Register Allocation and Instruction Scheduling Challenge"],"prefix":"10.1145","author":[{"given":"Jo\u00e3o F. N.","family":"Carvalho","sequence":"first","affiliation":[{"name":"Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, Universidade Federal de Minas Gerais, Belo Horizonte, M.G., Brasil"}]},{"given":"Bruno L.","family":"Sousa","sequence":"additional","affiliation":[{"name":"Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, Universidade Federal de Minas Gerais, Belo Horizonte, M.G., Brasil"}]},{"given":"Marcus R.","family":"Ara\u00fajo","sequence":"additional","affiliation":[{"name":"Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, Universidade Federal de Minas Gerais, Belo Horizonte, M.G., Brasil"}]},{"given":"Mariza A. S.","family":"Bigonha","sequence":"additional","affiliation":[{"name":"Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, Universidade Federal de Minas Gerais, Belo Horizonte, M.G., Brasil"}]}],"member":"320","published-online":{"date-parts":[[2017,9,21]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"D. A. Berson R. Gupta and M. L. Soffa. 1994. Resource Spackling - A Framework for Integrating Register Allocation in Local and Global Schedulers. In Parallel Architectures and Compilation Techniques (IFIP Transactions A-Computer Science and Technology) M Cosnard GR Gao and GM Silberman (Eds.) Vol. 50.135--145.   D. A. Berson R. Gupta and M. L. Soffa. 1994. Resource Spackling - A Framework for Integrating Register Allocation in Local and Global Schedulers. In Parallel Architectures and Compilation Techniques (IFIP Transactions A-Computer Science and Technology) M Cosnard GR Gao and GM Silberman (Eds.) Vol. 50.135--145."},{"key":"e_1_3_2_1_2_1","volume-title":"Gera\u00e7\u00e3o e otimiza\u00e7\u00e3o de c\u00f3digo: Levantamento dos problemas e restri\u00e7\u00f5es impostas pelas arquiteturas RISC e indicativos de solu\u00e7\u00f5es. Serie de Monografias em Ciencia da Computa\u00e7\u00e3o 10\/92","author":"Bigonha Mariza A. S.","year":"1992","unstructured":"Mariza A. S. Bigonha . 1992. Gera\u00e7\u00e3o e otimiza\u00e7\u00e3o de c\u00f3digo: Levantamento dos problemas e restri\u00e7\u00f5es impostas pelas arquiteturas RISC e indicativos de solu\u00e7\u00f5es. Serie de Monografias em Ciencia da Computa\u00e7\u00e3o 10\/92 ( 1992 ). Mariza A. S. Bigonha. 1992. Gera\u00e7\u00e3o e otimiza\u00e7\u00e3o de c\u00f3digo: Levantamento dos problemas e restri\u00e7\u00f5es impostas pelas arquiteturas RISC e indicativos de solu\u00e7\u00f5es. Serie de Monografias em Ciencia da Computa\u00e7\u00e3o 10\/92 (1992)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/106975.106986"},{"key":"e_1_3_2_1_4_1","volume-title":"CRAIG: A Practical Framework for Combining Instruction Scheduling and Register Assignment. Parallel Architectures and Compilation Techniques - Conference Proceedings","author":"Brasier T. S.","year":"1995","unstructured":"T. S. Brasier , P. H. Sweany , and S. J. Beaty . 1995 . CRAIG: A Practical Framework for Combining Instruction Scheduling and Register Assignment. Parallel Architectures and Compilation Techniques - Conference Proceedings ( 1995 ), 11--18. T. S. Brasier, P. H. Sweany, and S. J. Beaty. 1995. CRAIG: A Practical Framework for Combining Instruction Scheduling and Register Assignment. Parallel Architectures and Compilation Techniques - Conference Proceedings (1995), 11--18."},{"key":"e_1_3_2_1_5_1","volume-title":"Register allocation via coloring. Computer languages 6, 1","author":"Chaitin Gregory J","year":"1981","unstructured":"Gregory J Chaitin , Marc A Auslander , Ashok K Chandra , John Cocke , Martin E Hopkins , and Peter W Markstein . 1981. Register allocation via coloring. Computer languages 6, 1 ( 1981 ), 47--57. Gregory J Chaitin, Marc A Auslander, Ashok K Chandra, John Cocke, Martin E Hopkins, and Peter W Markstein. 1981. Register allocation via coloring. Computer languages 6, 1 (1981), 47--57."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0898-1221(97)00184-3"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/157485.165042"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1403740.1403741"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(94)90013-2"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2892208.2892219"},{"key":"e_1_3_2_1_11_1","volume-title":"Computers and Intractability: A Guide to the Theory of NP-Completeness","author":"Garey M. R.","unstructured":"M. R. Garey and D. S. Johnson . 1979. Computers and Intractability: A Guide to the Theory of NP-Completeness . W. H. Freeman & Co. , New York, NY, USA . M. R. Garey and D. S.Johnson. 1979. Computers and Intractability: A Guide to the Theory of NP-Completeness. W. H. Freeman & Co., New York, NY, USA."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/13310.13312"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/55364.55407"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/645677.663798"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2166.357217"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom.2011.142"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1134\/S0361768810060058"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0096-0551(98)00002-2"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxp056"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jksuci.2015.04.001"},{"key":"e_1_3_2_1_21_1","volume-title":"Compiler Efficient and Power Aware Instruction Level Parallelism for Multicore Architecture","author":"Kiran D. C.","unstructured":"D. C. Kiran , S. Gurunarayanan , Faizan Khaliq , and Abhijeet Nawal . 2012. Compiler Efficient and Power Aware Instruction Level Parallelism for Multicore Architecture . Springer Berlin Heidelberg , Berlin, Heidelberg , 9--17. D. C. Kiran, S. Gurunarayanan, Faizan Khaliq, and Abhijeet Nawal. 2012. Compiler Efficient and Power Aware Instruction Level Parallelism for Multicore Architecture. Springer Berlin Heidelberg, Berlin, Heidelberg, 9--17."},{"key":"e_1_3_2_1_22_1","volume-title":"2011 International Conference on Process Automation, Control and Computing. 1--6.","author":"Kiran D. C.","unstructured":"D. C. Kiran , S. Gurunarayanan , and J. P. Misra . 2011. Taming Compiler to Work with Multicore Processors . In 2011 International Conference on Process Automation, Control and Computing. 1--6. D. C. Kiran, S. Gurunarayanan, and J. P. Misra. 2011. Taming Compiler to Work with Multicore Processors. In 2011 International Conference on Process Automation, Control and Computing. 1--6."},{"key":"e_1_3_2_1_23_1","volume-title":"Compiler Assisted Dynamic Scheduling for Multicore Processors. In 2011 International Conference on Process Automation, Control and Computing. 1--6.","author":"Kiran D. C.","unstructured":"D. C. Kiran , B. Radheshyam , S. Gurunarayanan , and J. P. Misra . 2011 . Compiler Assisted Dynamic Scheduling for Multicore Processors. In 2011 International Conference on Process Automation, Control and Computing. 1--6. D. C. Kiran, B. Radheshyam, S. Gurunarayanan, and J. P. Misra. 2011. Compiler Assisted Dynamic Scheduling for Multicore Processors. In 2011 International Conference on Process Automation, Control and Computing. 1--6."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/173262.155116"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025129.1032683"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/517270"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/277652.277659"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2892208.2892237"},{"key":"e_1_3_2_1_30_1","volume-title":"Proceedings of the 18th International Conference on Principles and Practice of Constraint Programming --","volume":"7514","author":"Lozano R. C.","unstructured":"R. C. Lozano , M. Carlsson , F. Drejhammar , and C. Schulte . 2012. Constraint-Based Register Allocation and Instruction Scheduling . In Proceedings of the 18th International Conference on Principles and Practice of Constraint Programming -- Volume 7514 . 750--766. R. C. Lozano, M. Carlsson, F. Drejhammar, and C. Schulte. 2012. Constraint-Based Register Allocation and Instruction Scheduling. In Proceedings of the 18th International Conference on Principles and Practice of Constraint Programming -- Volume 7514. 750--766."},{"key":"e_1_3_2_1_31_1","volume-title":"Combining Register Allocation and Instruction Scheduling","author":"Motwani Rajeev","year":"1995","unstructured":"Rajeev Motwani , Krishna V. Palem , Vivek Sarkar , and Salem Reyen . 1995. Combining Register Allocation and Instruction Scheduling . Courant Institute, New York University ( 1995 ). Rajeev Motwani, Krishna V. Palem, Vivek Sarkar, and Salem Reyen. 1995. Combining Register Allocation and Instruction Scheduling. Courant Institute, New York University (1995)."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/158511.158519"},{"key":"e_1_3_2_1_33_1","volume-title":"Register Allocation Sensitive Region Scheduling. Parallel Architectures and Compilation Techniques - Conference Proceedings","author":"Norris Cindy","year":"1995","unstructured":"Cindy Norris and Lori L. Pollock . 1995 . Register Allocation Sensitive Region Scheduling. Parallel Architectures and Compilation Techniques - Conference Proceedings ( 1995 ), 1--10. Cindy Norris and Lori L. Pollock. 1995. Register Allocation Sensitive Region Scheduling. Parallel Architectures and Compilation Techniques - Conference Proceedings (1995), 1--10."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1018738112639"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cl.2009.12.001"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/173262.155114"},{"key":"e_1_3_2_1_37_1","first-page":"21","article-title":"Register Allocation with Instruction Scheduling: A New Approach","volume":"4","author":"Pinter Shlomit S.","year":"1996","unstructured":"Shlomit S. Pinter . 1996 . Register Allocation with Instruction Scheduling: A New Approach . Journal of Programming Languages 4 , 1 (1996), 21 -- 38 . Shlomit S. Pinter. 1996. Register Allocation with Instruction Scheduling: A New Approach. Journal of Programming Languages 4, 1 (1996), 21--38.","journal-title":"Journal of Programming Languages"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"e_1_3_2_1_39_1","volume-title":"Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques (PACT '99)","author":"Valluri Madhavi Gopal","unstructured":"Madhavi Gopal Valluri and R. Govindarajan . 1999. Evaluating Register Allocation and Instruction Scheduling Techniques in Out-Of-Order Issue Processors . In Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques (PACT '99) . 78--83. Madhavi Gopal Valluri and R. Govindarajan. 1999. Evaluating Register Allocation and Instruction Scheduling Techniques in Out-Of-Order Issue Processors. In Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques (PACT '99). 78--83."},{"key":"e_1_3_2_1_40_1","volume-title":"Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222)","author":"Wang Kaisheng","unstructured":"Kaisheng Wang , Ted Zhihong , Yu Edwin , and H. M. Sha . 1998. RCRS: a framework for loop scheduling with limited number of registers . In Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222) . 386--391. Kaisheng Wang, Ted Zhihong, Yu Edwin, and H. M. Sha. 1998. RCRS: a framework for loop scheduling with limited number of registers. In Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222). 386--391."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2010.12.002"}],"event":{"name":"SBLP 2017: 21st Brazilian Symposium on Programming Languages","location":"Fortaleza CE Brazil","acronym":"SBLP 2017","sponsor":["SBC Brazilian Computer Society","CNPq Conselho Nacional de Desenvolvimento Cientifico e Tecn","CAPES Brazilian Higher Education Funding Council"]},"container-title":["Proceedings of the 21st Brazilian Symposium on Programming Languages"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3125374.3125380","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3125374.3125380","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:23Z","timestamp":1750212683000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3125374.3125380"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9,21]]},"references-count":40,"alternative-id":["10.1145\/3125374.3125380","10.1145\/3125374"],"URL":"https:\/\/doi.org\/10.1145\/3125374.3125380","relation":{},"subject":[],"published":{"date-parts":[[2017,9,21]]},"assertion":[{"value":"2017-09-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}