{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:44Z","timestamp":1750221284666,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":6,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,15]],"date-time":"2017-10-15T00:00:00Z","timestamp":1508025600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,15]]},"DOI":"10.1145\/3125501.3125514","type":"proceedings-article","created":{"date-parts":[[2017,10,16]],"date-time":"2017-10-16T12:37:48Z","timestamp":1508157468000},"page":"1-2","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Code-size-aware mapping for synchronous dataflow graphs on multicore systems"],"prefix":"10.1145","author":[{"given":"Mingze","family":"Ma","sequence":"first","affiliation":[{"name":"The University of Manchester, UK"}]},{"given":"Rizos","family":"Sakellariou","sequence":"additional","affiliation":[{"name":"The University of Manchester, UK"}]}],"member":"320","published-online":{"date-parts":[[2017,10,15]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Shuvra S Bhattacharyya Praveen K Murthy and Edward A Lee. 1999. Synthesis of embedded software from synchronous dataflow specifications. J. VLSI Signal Process. (1999).  Shuvra S Bhattacharyya Praveen K Murthy and Edward A Lee. 1999. Synthesis of embedded software from synchronous dataflow specifications. J. VLSI Signal Process. (1999)."},{"key":"e_1_3_2_1_2_1","volume-title":"F Deprettere","author":"Ko Ming-Yung","year":"2007","unstructured":"Ming-Yung Ko , Claudiu Zissulescu , Sebastian Puthenpurayil , Shuvra S Bhattacharyya , Bart Kienhuis , and Ed F Deprettere . 2007 . Parameterized looped schedules for compact representation of execution sequences in DSP hardware and software implementation. IEEE Trans. Signal Process . (2007). Ming-Yung Ko, Claudiu Zissulescu, Sebastian Puthenpurayil, Shuvra S Bhattacharyya, Bart Kienhuis, and Ed F Deprettere. 2007. Parameterized looped schedules for compact representation of execution sequences in DSP hardware and software implementation. IEEE Trans. Signal Process. (2007)."},{"key":"e_1_3_2_1_3_1","unstructured":"S. Stuijk M.C.W. Geilen and T. Basten. 2006. SDF3: SDF For Free. In ACSD. http:\/\/www.es.ele.tue.nl\/sdf3  S. Stuijk M.C.W. Geilen and T. Basten. 2006. SDF 3 : SDF For Free. In ACSD. http:\/\/www.es.ele.tue.nl\/sdf3"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Qi Tang Twan Basten Marc Geilen Sander Stuijk and Ji-Bo Wei. 2016. Mapping of synchronous dataflow graphs on MPSoCs based on parallelism enhancement. J. Parallel and Distrib. Comput. (2016).  Qi Tang Twan Basten Marc Geilen Sander Stuijk and Ji-Bo Wei. 2016. Mapping of synchronous dataflow graphs on MPSoCs based on parallelism enhancement. J. Parallel and Distrib. Comput. (2016).","DOI":"10.1016\/j.jpdc.2016.11.012"},{"key":"e_1_3_2_1_5_1","unstructured":"Zhiyi Yu Kaidi You Ruijin Xiao Heng Quan Peng Ou Yan Ying Haofan Yang Ming'e Jing and Xiaoyang Zeng. 2012. An 800MHz 320mW 16-core processor with message-passing and shared-memory inter-core communication mechanisms. In ISSCC.  Zhiyi Yu Kaidi You Ruijin Xiao Heng Quan Peng Ou Yan Ying Haofan Yang Ming'e Jing and Xiaoyang Zeng. 2012. An 800MHz 320mW 16-core processor with message-passing and shared-memory inter-core communication mechanisms. In ISSCC."},{"key":"e_1_3_2_1_6_1","volume-title":"Multiconstraint static scheduling of synchronous dataflow graphs via retiming and unfolding","author":"Zhu Xue-Yang","year":"2016","unstructured":"Xue-Yang Zhu , Marc Geilen , Twan Basten , and Sander Stuijk . 2016. Multiconstraint static scheduling of synchronous dataflow graphs via retiming and unfolding . IEEE Trans. Comput.-Aided Design Integr. Circuits Syst . ( 2016 ). Xue-Yang Zhu, Marc Geilen, Twan Basten, and Sander Stuijk. 2016. Multiconstraint static scheduling of synchronous dataflow graphs via retiming and unfolding. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. (2016)."}],"event":{"name":"ESWEEK'17: THIRTEENTH EMBEDDED SYSTEM WEEK","acronym":"ESWEEK'17","location":"Seoul Republic of Korea"},"container-title":["Proceedings of the 2017 International Conference on Compilers, Architectures and Synthesis for Embedded Systems Companion"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3125501.3125514","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3125501.3125514","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:23Z","timestamp":1750212683000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3125501.3125514"}},"subtitle":["work-in-progress"],"short-title":[],"issued":{"date-parts":[[2017,10,15]]},"references-count":6,"alternative-id":["10.1145\/3125501.3125514","10.1145\/3125501"],"URL":"https:\/\/doi.org\/10.1145\/3125501.3125514","relation":{},"subject":[],"published":{"date-parts":[[2017,10,15]]},"assertion":[{"value":"2017-10-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}